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ABSTRACT
A MICROPROCESSOR BASED ANTI-ALIASING FILTER
FOR A PCM SYSTEM
DANIEL CREIGHTON MORROW
M a r c h 1983
T h i s p r o j e c t r e p o r t desc r ibes t h e d e s i g n a n d
eva lua t ion cf a microprocessor based d ig i ta l f i l t e r . The
f i l t e r was d e s i g n e d to i n v e s t i g a t e the f e a s i b i l i t y o f a
d i g i t a l r e p l a c e m e n t f o r t h e a n a l o g p r e - s a m p l i n g f i l t e r s
i
used in telemetry systems at the NASA Ames-Drycen Flight
Research Facility (DFRF). The digital filter will utilize
an Intel 2920 Analog Signal Processor (ASP) chip. Testing
includes measurements of (a) the filter frequency response
and (b) the filter "signal resolution. The evaluation of
the digital filter was made on the basis of circuit size,
projected environmental stability and filter resolution.
The 2920 based digital filter was found to meet or exceed
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A substantial portion of the research conducted at
NASA's Ames-Dryden Flight Research Facility (DFRF) is
flight oriented. Airborne test beds allow experiments to
be conducted under conditions which cannot be approximated
in wind tunnels or pressure chambers. Storing the data
collected during an airborne experiment is a definite
challenge in the space restricted flight environment.
Often, the volume of data collected during flight tests
make on-board storage of data, at best, impractical.
Therefore, a pulse code modulation (PCM)1 telemetry system
is used to collect, multiplex and transmit data to the
ground station for storage and analysis (see Figure 1-1).
The ability of the PCM system to accurately measure and
transmit data to the ground station is critical to the
success of airborne experiments.
el G. Stremler, Introduction to Communication
Systems, ed. David Cheng, Leonard A. Gould and Fred
Manasse, (Phillipines:Addison-Wesley Publishing Company,











Figure 1-1 Block Diagram of the Telemetry System.
The f l i g h t e n v i r o n m e n t i s f u l l o f e l ec t r i ca l
no i se . T h e m a j o r c o n t r i b u t o r s a r e t h e a i r c r a f t 4 0 0 H z
power supply, the avionics and the power plant. The pre-
sampling f i l te rs (PSF) p e r f o r m a twofold service for the
system. In the process of a t t e n u a t i n g noise s igna ls in
f r e q u e n c y bands above tha t of the d a t a , these low pass
f i l t e r s a c t a s a n t i - a l i a s i n g f i l t e r s ' ^ ' f o r t h e P C M
s y s t e m s i g n a l m u l t i p l e x e r . W i t h o u t t h e s e f i l t e r s ,
aliasing of h igh f requency noise into the da ta bands could
seriously impai r system accuracy.
The Analog Pre-Sampling Fi l te r
\
The circui t d i a g r a m of the analog PSF is shown in
F i g u r e 1-2. I f the r e s i s t o r s and c a p a c i t o r s of the
c i rcu i t are m a t c h e d , the t r ans f e r f u n c t i o n of the c i rcu i t
becomes :
H ( S ) = «s
s3 + 2WCS2 + 2V<c2* * »c3v^> \*
A n d r e a s A n t o n i o u , D i g i t a l F i l t e r s : Ana 1y s i s and
Design, (Un i t ed States: McGraw-Hill" Inc., 1979) , pp. 151-
154."
•^Lawrence R. R a b i n e r , Theo ry and Appl i cat ion of
D i g i t a l Signal Process ing , ( N e w J e r s e y : P r e n t i c e H a l l ,
Inc., 1975), pp. 26-28.
^2920 Analog Signal Processor Design Handbook, (Santa















Figure 1-2 Analog Pre-saaplir-s Filter Circuit
1
where: W = —.—.
 f
RC
R = Rl = R2 = R3,
C = Cl = C2 = C3.
Thus , i f the c i r c u i t i s assembled us ing m a t c h e d
components, it provides a very e f f i c i en t implementat ion of
a t h i r d o r d e r B u t t e r w o r t h f i l t e r . The c i r c u i t r e q u i r e s
few parts and occupies approximate ly two square inches on
a c i r c u i t board . W h i l e the s i m p l i c i t y of this c i r c u i t
a l l o w s a space e f f i c i e n t d e s i g n , i t a l so l e a d s to
sensi t ivi ty to environmental stresses.
As the c o m p o n e n t s age and go t h r o u g h the t h e r m a l
e x t r e m e s o f f l i g h t , t h e v a l u e s o f t h e v a r i o u s c i r c u i t
components tend to d r i f t . The program TRCLC (see appendix
E) was used to e v a l u a t e the m a g n i t u d e and phase response
of the c i r c u i t as the v a l u e of Rl va r i e s . F i g u r e 1-3
shows the magni tude response curves when Rl is al lowed to
va ry 10%. At the f i l t e r corner f r equency (Wa = l H z ) , the
g a i n e r r o r assoc ia ted w i t h a 10% v a r i a t i o n in Rl i s
1.2 dB. The distort ions in the PSF t ransfer func t ion lead
to sys tem e r ro r s in m e a s u r e d data. F o r t u n a t e l y , i f the
d i s to r t ed t r a n s f e r f u n c t i o n is k n o w n , the impact on the





Figure 1-3 Magnitude Response of che Analog Filter
for Varying Values of Rl
The Digital Al terna t ive
A d i g i t a l i m p l e m e n t a t i o n of the PSF f i l t e r s could
p r o v i d e a s i g n i f i c a n t i m p r o v e m e n t to the e x i s t i n g PCM
system. The t r a n s f e r f u n c t i o n s o f d i g i t a l f i l t e r s a re
p r i m a r i l y dependen t on the p r o g r a m w h i c h d r ives the
processor, ra ther than the values of the components which
f o r m t he c i r c u i t . T h e r e f o r e , t he d i g i t a l f i l t e r i s
expected to exh ib i t improved t r a n s f e r func t ion stabil i ty.
By the same a r g u m e n t , i m p r o v e d f i l t e r r e p e a t a b i l i t y i s
also expected. The potent ia l also exists for reduc ing the
physical size of the f i l t e r .
This p r o j e c t r e p o r t d e s c r i b e s t he de s ign and
e v a l u a t i o n o f a r e a l - t i m e m i c r o p r o c e s s o r based d i g i t a l
PSF. The goa l of the p r o j e c t was to i n v e s t i g a t e the
p rope r t i e s o f a d i g i t a l f i l t e r w h i c h a p p r o x i m a t e s t h e
analog PSF c i r cu i t . The emphas i s of the design is on size
e f f i c i e n c y a n d t r a n s f e r f u n c t i o n s t a b i l i t y , n o t o n t h e
i m p l e m e n t a t i o n o f an idea l B u t t e r w o r t h f i l t e r . The
processor u t i l ized to imp lemen t the d ig i t a l f i l t e r is the
Intel 2920 Analog Signal Processor (ASP). This processor
w a s se l ec t ed b e c a u s e o f i t s u n i q u e d e s i g n a n d t h e
avai labi l i ty of support tools.
CHAPTER 2
DIGITAL FILTER DESIGN
Fil ter Design Speci f ica t ions
The pre-sampl ing f i l t e r i s an i m p o r t a n t p a r t of
the. PCM system. The f i l t e r a t t e n u a t e s h i g h f r e q u e n c y
noise in sensor signals before the PCM system samples the
da ta fo r t ransmiss ion . The h i g h f r e q u e n c y n o i s e m u s t be
r e m o v e d t o a v o i d a l i a s i n g . T h e p e r f o r m a n c e o f t h e
exist ing analog f i l t e r s is degraded by the i r sens i t iv i ty
t o e n v i r o n m e n t a l s t r e s s e s . T h e d i g i t a l P S F i s t o
a p p r o x i m a t e t h e r e sponse c h a r a c t e r i s t i c s o f t h e a n a l o g
c i rcui t . The nominal spec i f ica t ions of this f i l t e r a re :
1) The f i l t e r t r ans fe r f u n c t i o n :
-G
H ( S ) =
s T+
 3[ ---- ]2 + 3[ ---- ji+
wc Wc Wc
where: s = jW
Wc = Corner frequency
G = Gain
2) A balanced differential input.
3) Input impedance: 100k ohms minumum
8 .
4) Output impedance: 20k ohms max imum.
5) Nine bit (e ight bit plus sign) signal
resolution.
6) Four signal inputs per 2920 chip.
The d igi ta l f i l t e r design process will be treated
in four m a j o r steps:
1) Filter hardware design
2) Choosing a sample f requency
3) Development of the Z domain t r ans fe r func t ion
4) Implementat ion of the t ransfer func t ion
The f o l l o w i n g is a d i s cus s ion of the e n g i n e e r i n g
process for designing a d ig i ta l replacement for the analog
th i rd order But te rwor th PSF.
The 2920 Support H a r d w a r e Design
The 2920 ASP r e q u i r e s seve ra l types of e x t e r n a l
hardware support to meet the PSF n o m i n a l specif icat ions .
T h e 2 9 2 0 i n p u t c h a n n e l s r e q u i r e b u f f e r i n g t o m e e t
i m p e d a n c e r e q u i r e m e n t s a n d t o i n t e r f a c e w i t h t h e
d i f f e r e n t i a l inpu t s ignals . The ou tpu t s igna l s r e q u i r e
f i l ter ing to remove noise f r o m the D/A converters.
Figure 2-1 shows the funct ional blocks necessary
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Figure 2-1 Digital P3r Functional Blocks
11
system. The Signal Conditioning Buffers (SCB) are
/
required to meet the nominal filter input specifications.
The SCB circuits raise the input impedance of the filter,
convert the differential inputs to single line, scale the
signal to magnitudes acceptable for the 2920 ADC's and act
as anti-aliasing filters for the 2920 by attenuating high
frequency signals. The 2920 output signals are passed
through reconstruction filters to attenuate noise from the
DAC outputs. The reference voltage will be generated
local to the processor to reduce reference voltage noise.
The circuit shown in Figure B-l is one possible
implementation of these functional blocks. Further
information on 2920 support hardware design is contained
in Appendix B.
Choosing a_ Sample Frequency
Choosing the digital filter sampling frequency
(F_) is a fundamental part of the digital filter software
O
design. As shown in Figure 2-2, a broad range of sample
frequencies is available for 2920 filter design. The
acceptable values of FS are band limited by the Nyquist
frequency1, noise bands and the speed of the digital
processor. The m i n i m u m acceptable sample rate is
1Ferrel G. Stremler, Introduction to Communication
S_y_sj^ems_,ed. David Cheng, Leonard A. G o u I'd and Fred
Manasse, (Phillipines: Addison-Wesley Publishing Company,











I nd i ca tes ' reg ions o f u n a c c e p t a b l e s a n c l i n a
freo ' jencies
?c = 10 Kz.
Fsmax = 3 4 . 7 KHz for 2 9 2 0 - 1 6
= 26 .0 KHz for 2 9 2 0 - 1 3
Figure 2-2 Acceptab le Sampl ing Rc tes for a 2920 B a s e d
' 10 Hz Filter
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determined by the Nyquist c r i te r ia applied to the highest
signal frequency of interest. This f requency corresponds
to the point at which the t r ans f e r func t ion of the f i l te r
is down 54 dB (the m a x i m u m resolution of the 2920 inputs
and ou tpu t s ) . This occurs a p p r o x i m a t e l y a decade above
the corner f r equency of the t h i rd order B u t t e r w o r t h
t r a n s f e r f u n c t i o n (10 FC ) . The N y q u i s t c r i t e r i a 2 states
that the m i n i m u m acceptable sample f r e q u e n c y . (f sml'n? A.s..-;
twice the -^54 dB frequency or:
F . = 20 Fr smin ^u rc
where: F = corner frequency of the
FS should be chosen such that it wi l l not cause
a l i a s i n g o f t h e 4 0 0 H z p o w e r s u p p l y n o i s e i n to t h e
passband of the digital f i l t e r . The frequency bands.which
are subject to aliasing are. centered around multiples of
FS, and are bounded by:
N F_ - 10 F_
9 \*
and
N Fs + 10 Fc
where N =1, 2, 3, 4, .. .
2Streraler, pp. 112-116.
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Any noise o c c u r r i n g in these b a n d s i s f r e q u e n c y
t r a n s l a t e d by the s a m p l i n g process in to the passband .
There fo re , to avoid f requency al iasing of the 400 Hz power
supply no ise s igna l i n to the passband , FS m u s t be chosen
such that:
N Fc - 10 F,, > 4005 C
or
N Fs + 10 FC < 400
Sample rates which do not meet this condit ion are
considered unacceptable for this application. The m a x i m u m
sample r a te ( F _ _ _ v ) i s e s t ab l i shed by t he m a x i m u m c lockS lu u X
frequency of the 2920 processor. This rate as a function




where: F__v, = crystal frequency of the processorcry
F_r,. < 6.6E6 for 2920-16 processorc i y
Fc < 5.0E6 for 2920-18 processor
N = number of program steps in the filter code
The program cycle rate (Fpcr) is the frequency at
which the program space of the 2920 is cycled. The value
of F_ is also constrained to be a factor or multiple of
o
Fpcr- Fs equals Fpcr if a s ignal sample is processed
15
every p r o g r a m pass. FS may be m a d e less than F by a
f a c t o r N , by e n a b l i n g the f i l t e r inpu t sequence on e v e r y
Nth program pass. This technique is discussed in greater
d e t a i l i n t h e 2920 A n a l o g S i g n a l P r o c e s s o r D e s i g n
Handbook. FS may be up to four t imes grea ter than F r by
l i n k i n g dup l i ca t e f i l t e r code blocks in the 192 step
program memory .
I n s u m m a r y , t h e a c c e p t a b l e v a l u e s o f F s a r e
l imited by the fo l lowing constra ints :
!> Fs = Fcpr * M
1 1 1
where: ( M = 4 , 3 , 2 , 1 , , , — - , . . . . )
2 3 4
2) Fe > 20 F^,s c
3) N Fs - 10 Fc > 400
or
N Fs + 10 Fc < 400
where': F
 r = program cycle rate
cry
4 Nps
and: FC = processor crystal frequency,
FC = filter corner frequency,
N = number of program steps in the
filter code.
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Development o£ the Z_ Domain Transfer Function
The development of filter software which will
approximate the characteristics of the analog PSF requires
that a Z domain equivalent of H(s) be developed. The type
of transformation process which will yield the best
results depends on the form of H(s) and the target filter
structure. For this application, which requires a space
efficient implementation, Infinite Impulse Response (IIR)
transform techniques will yield the best results. IIR
filters approximate analog circuit transfer functions more
efficiently than Finite Impulse Response (FIR) filters.
Further, studies show that the Bilinear Transform is the
preferred IIR transform technique for Butterworth transfer
functions .
The Bilinear Transform
The B i l i n e a r Transform 4 t e c h n i q u e is an
approximation method which converts an analog transfer
function H(s) to a discrete-time transfer function H(z).
This method allows any valid analog transfer function H(s)
3Bernard Gold and Lawrence R. Rabiner, Theory and
Application of Digital Signal Processing, (New Jersey:
Prentice-Hall, Inc., 1975), pp. 252-257.
4Gold and Rabiner, pp."219-224.
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to be expressed as a f u n c t i o n of the d i sc re te o p e r a t o r z
using the equat ion:
H ( z ) = H ( s ) z - 1
S = 2 Fs [ ]
z + 1
T h e B i l i n e a r T r a n s f o r m i s a n a l g e b r a i c
subs t i tu t ion of a func t ion of the discrete va r i ab le z for
t he l a p l a c e a n v a r i a b l e s . The d e r i v a t i o n o f t h i s
t e c h n i q u e is based on a t r apezo ida l a p p r o x i m a t i o n of an
in tegra l , thus the Bilinear Transform technique is not an
exact method5 . The frequency response of H{z) is equal to
H { s ) i f a n d on ly i f :
WdW, = 2 F_ Tan [ ]
2 F,.
where: W_ = frequency variable (analog)3
W, = frequency variable (discrete)
This equation implies that the frequency response
of the Bilinear Transform based discrete time transfer
function will be frequency shifted with respect to H(s) as
5Andreas Antoniou, Digital Filters: Analysis and
Design, (United States: McGraw-Hill, Inc., 1979), pp.178-
179.
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a f u n c t i o n of input f r e q u e n c y . This e f f e c t is k n o w n as
"w.arping"6 .
T h e w a r p i n g e r r o r i s n e g l i g i b l e f o r i n p u t
f r e q u e n c i e s m u c h less t h a n F S . T h e w a r p i n g e r r o r
increases as the f requency va r iab le W^ approaches one-half
of the sample ra te . The e r r o r may be m i n i m i z e d in the
pass band by app ly ing the p r e - w a r p i n g f a c t o r ( L w ) d u r i n g
the t r ans fo rm process. LW is de f ined as:
wc
Lw - Wc2F_ Tan [ ]
2 F
where : W = f i l t e r corner f r equency ,
LW s h i f t s the f r e q u e n c y response of the d ig i t a l
t r a n s f e r f u n c t i o n so tha t the a m p l i t u d e response of the
d ig i t a l t r a n s f o r m is exact ly equal to the a m p l i t u d e
response of the analog t r a n s f e r func t ion at W . Applying
the B i l i n e a r T r a n s f o r m to the t r a n s f e r f u n c t i o n of the
general third order Butterworth pre-sampling f i l t e r shown
6Antoniou, pp.182-185
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in Figure 1-2 we f ind :
H ( s ) = |
]
.z-1.
S " 7 S o S]3 +
 3[ ]2 + 3[
Wc Wc Wc |s=2Fs Lw ,
z+1
yields the z t r a n s f o r m ;
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= sample rate to corner f requency ra t io
wc Wc2 Tan [—---]
2Fs
z = discrete-t ime operator
T h e a n a l o g t o d i g i t a l t r a n s f e r f u n c t i o n
transformat ion for the But terworth f i l ter is complete once
the va lues of KQ t h r o u g h K3 have been ca lcu la ted . The
results of the t ransformat ion are compared to the analog
response in F i g u r e 2-3. The f r e q u e n c y response of the


















































The magn i tude response of the t r a n s f o r m s is n o r m a l i z e d to
0.8 vo l t s /vo l t to a v o i d the n o n - l i n e a r i t i e s in the 2 9 2 0 -
16D ADC's and DAC's . T h i s n o r m a l i z a t i o n c o n v e n t i o n i s
ca r r ied throughout this inves t iga t ion .
Implemen ta t ion o f H ( z )
I m p l e m e n t i n g H ( z ) w i t h a 2920 A S P r e q u i r e s t ha t
the d i s c r e t e t r a n s f o r m be c o n v e r t e d i n t o a sequence O'f
instruct ions that the 2920 can execute. The s t ruc tu re of
the f i l t e r a lgo r i t hms is an i m p o r t a n t cons idera t ion g iven
the p r o g r a m length r e s t r i c t i o n s of the 2920 . R e a l i z i n g
f o u r f i l te rs wi th one 2920 implies that the length of each
i n d i v i d u a l f i l t e r a l g o r i t h m i s l i m i t e d t o f o r t y - e i g h t
p r o g r a m steps.
B e n c h m a r k p r o g r a m s w e r e w r i t t e n based o n t h e
l a d d e r , p a r a l l e l , d i r e c t a n d c a s c a d e s t r u c t u r e s t o
evaluate the relat ive e f f i c i enc i e s of the 2920 a lgor i thms .
The b e n c h m a r k f i l t e r s i m p l e m e n t 300 Hz PSF's w i t h a
m i n i m u m signal reso lu t ion of n ine bits. The pa ra l l e l and
l a d d e r s t r u c t u r e s d i d n o t p e r f o r m w e l l i n t h i s
a p p l i c a t i o n . Both these s t r u c t u r e s f a i l e d to m e e t the
s igna l . reso lu t ion r e q u i r e m e n t s . The d i r e c t and cascade
f o r m s w e r e f o u n d t o b e b e t t e r s u i t e d t o t h e 2 9 2 0
architecture.
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Figure 2-4 shows the f low d i a g r a m s of the cascade
and d i rec t form-2 a l g o r i t h m s t ruc tu res . The Z~* t e r m
represen ts a m e m o r y s t o r a g e e l e m e n t w h e r e da ta i s t i m e
delayed one sample. The sections wi th discrete feedback
are cal led recurs ive sec t ions , the sec t ions w i t h o u t
feedback are called non-recurs ive sections. The recurs ive
sec t ions i m p l e m e n t t h e d e n o m i n a t o r ( p o l e s ) o f H ( z ) , a n d
t h e non - r ecu r s . i ve s e c t i o n s i m p l e m e n t t h e n u m e r a t o r
( ze ros ) .
The direct f o r m - 2 s t ruc tu r e implement s H ( z ) w i t h
f e w e r m u l t i p l i c a t i o n s a n d m e m o r y v a r i a b l e s t han t h e
cascade fo rm, but the resolution requirements impact the
l e n g t h of the m u l t i p l i c a t i o n a l g o r i t h m s to a g r e a t e r
degree than in the cascade f o r m . The d i r ec t f o r m requ i res
three f u l l accuracy r e c u r s i v e m u l t i p l i c a t i o n s and f o u r
n o n - r e c u r s i v e m u l t i p l i c a t i o n s . T h e cascade f o r m also
requires four full accuracy recurs ive m u l t i p l i c a t i o n s , but
the g a i n of the r ecu r s ive sec t ion is d i v i d e d in to two
par ts , thus r educ ing the a c c u r a c y r e q u i r e m e n t s o f these
m u l t i p l i c a t i o n s . F u r t h e r , t he g a i n o f t he two non-
recursive sections can be dis t r ibuted so that three of the
m u l t i p l i c a t i o n s a r e o n e i n s t r u c t i o n l o n g . T h i s
e f f e c t i v e l y r e d u c e s t h e n u m b e r o f n o n - r e c u r s i v e
7Antoniou, p.76.
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X ( z )
ORIGINAL PACE 53
OF POOR QUALSTY
figure 2-4 Cascade Form (A) and D i rec t ?orm 2 (5)
Flow Diagrams
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mul t ip l i ca t ions in the cascade s t ruc ture to two.
The t h i r d o r d e r r e c u r s i v e sect ion of the d i r e c t
f o r m i s s u b j e c t t o o s c i l l a t i o n s c a u s e d by p o w e r up
conditions. Under n o r m a l circumstances stabil i ty is not a
p r o b l e m f o r t h e s e d i g i t a l B u t t e r w o r t h f i l t e r s .
Occasionally power up condi t ions leave r andom values in
t h e de lay m e m o r i e s w h i c h cause A L U o v e r f l o w s d u r i n g
m u l t i p l i c a t i o n s . Recu r s ive sec t ions f eed the o v e r f l o w
r e s u l t a n t s b a c k i n t o t h e a l g o r i t h m . U n d e r c e r t a i n
c o n d i t i o n s t he o v e r f l o w r e s u l t a n t s cause new o v e r f l o w
errors. When this occurs the recursive section goes into
an oscillatory mode. The instabili ty is observed only in
odd orders of recursive sections. This unstable mode can
be prevented by s o f t w a r e which detects the mode and damps
the osc i l l a t ions . The a d d i t i o n a l i n s t r u c t i o n s of the
sof tware fix fu r the r reduce the e f f i c i e n c y of the d i rec t
structure algori thms.
A c o m p a r i s o n of the r e l a t i v e e f f i c i e n c i e s of the
b e n c h m a r k p r o g r a m s shows that the cascade s t r u c t u r e i s
best suited for the PSF applicat ion.
The Cascade Di f f e r ence Equation
The cascade f o r m . o f H ( z ) may be d e r i v e d d i r e c t l y
f rom the results of the Bil inear Transformat ion . Applying
26
the Bilinear Transform to H(s) it was found that:
Y ( z ) lz3 + 3z2 + 3z + 1
H ( z ) = =
X f *T\ If 7 ^ -i- If T ^ 4- If *7 4- tf\ £• ) O t\ 1 * ^ I\ O ^ ' "^
The cascade form of the discrete transfer function
is derived by expressing H(z) as the product of second
order transfer functions. In this application, H(z) will
be expressed as the product of two transfer functions,
G,(z) and G2(z). The transfer functions GI(Z) and G2(z)
are defined as:
Y(z)
H(z) = = GT (z) * G-(z)
X(z)
where:
r* itG x ( z
G ' ( z )
X ( z )
1 + 2 z X + l z 2
' ! _
 d 2-l _ d z-2
ana:
Y(z) a0 + a, z"1
G2(z) = =
G1(z) 1 - d3 z
Where aQ, a^ are defined such that:
M(Z) = ---- [ i + 3 z~l + 3 z"2 + 1 z~3 ]
K0
= [ 1 + 2 z"1 + 1 z~2 ] * [ aQ -i- a1 z'1 ]
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3 ni. d,, d2 , d, are d e f i n e d such tha t :
D ( z } = 1 - b-L z"1 - b2




G a i n Scaling in The Cascade Algor i thm
If the f l o w d i a g r a m of F i g u r e 2-4a was p r o g r a m m e d
as shown into a 2920, the output Y ( n T ) wou ld be d i s t o r t e d
by ALL? ove r f low errors . The two ' s c o m p l e m e n t f i xed point
2 9 2 0 A L U o v e r f l o w s i f t h e r e su l t o f a n y c a l c u l a t i o n
exceeds one (some o v e r f l o w p ro t ec t i on is p r o v i d e d , see the
2920 Assembly Language M a n u a l for d e t a i l s ) . To avoid ALU
o v e r f l o w e r r o r s the s i g n a l shou ld be scaled as i t i s
processed through the f i l t e r a l g o r i t h m .
The m a g n i t u d e o f a s e c t i o n g a i n d e t e r m i n e s the
a m o u n t o f s igna l s ca l ing r e q u i r e d t o p r e v e n t o v e r f l o w
e r ro r s . A g a i n scale f a c t o r , C i , i s c a r e f u l l y i n t r o d u c e d
into each section such that the ga in of the ent i re f i l t e r
does not change. This requires that:
1 = Cl * C2 * C3 * Ci
where : i = section number
Siito S*1 O P
OF POOR'QUALITY
A f u r t h e r r e s t r i c t i o n on the v a l u e of C- i s m a d e
- 0 i n s u r e tha t t he scale f a c t o r s do no t s i g n i f i c a n t l y
l e n g t h e n the i n s t r u c t i o n code. C^ is r e s t r i c t e d to be a
c o w e r of two. This a l lows C^ to be i m p l e m e n t e d w i t h one
i n s t r u c t i o n . The b i n a r y scale f a c t o r (SF^ i s the
e x p o n e n t o f two w h i c h d e t e r m i n e s C^ . The v a l u e s o f SF^
?. re l i m i t e d t o i n t ege r s b e t w e e n n e g a t i v e t h i r t e e n and
p o s i t i v e two by the instruct ion set of the 2920. The two
res t r i c t i ons on the a l lowable values of C,. a r e :
1) C, - 2SFi
where SFi = -13,-12,-H , -10 , 0 , 1 , 2
2) 1 = Cl * C2 * C3 *
Signal scaling prevents ALU o v e r f l o w s , but i t also
i n c r e a s e s t h e accuracy r e q u i r e m e n t s i n t h e a l g o r i t h m s ,
w h i c h i n c r e a s e s t h e r e q u i r e d a c c u r a c y o f t h e
mul t i p l i ca t i ons . The o p t i m u m magni tude of C i w i l l be the
l a rge s t v a l i d power o f t w o w h i c h p r e v e n t s A L U o v e r f l o w s
d u r i n g signal processing. This impl ies that:
< 1
Solving for Cj: C^
where: Cj = gain scale factor
2«i
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with G(z) = the section transfer function
k = percent overshoot of the section
transfer function
Solving this equation for the binary scale factor SF:
Ln A- + Ln (1 + k)
SF- < -
Ln 2
T h e b i n a r y scale f a c t o r m a y b e d e t e r m i n e d f r o m
this equation by f ind ing the largest integer value of SF^
which wi l l sa t i s fy the equa t ion .
The method in w h i c h g a i n scal ing is i m p l e m e n t e d is
d i f f e r e n t f o r t h e r e c u r s i v e a n d n o n - r e c u r s i v e sec t ions .
In recursive sections, the scale factor is implemented as
a b i n a r y s h i f t a p p l i e d t o t h e s e c t i o n i n p u t . T h e
coef f ic ien ts are not m o d i f i e d . In non- recur s ive sections
the c o e f f i c i e n t s and the scale f a c t o r a re m u l t i p l i e d
together to f o r m new non-recursive section coe f f i c i en t s .
Once the gain scale factors are properly placed in






































converted to 2920 instruct ion code. C i and C b u f f e r the
m a g n i t u d e of the signal input and the a l g o r i t h m ou tpu t .
A c c u r a c y o f M u l t i p l i c a t i o n s
The f low d i a g r a m in Figure 2-5 contains f i v e f u l l
accuracy mul t ip l ica t ions . 2920 program memory cons t r a in t s
l i m i t the n u m b e r of ins t ruc t ions in each f i l t e r a l g o r i t h m
to f o r t y - e i g h t steps. An average 24 bi t m u l t i p l i c a t i o n
requires eight program steps. Five 24 bit mu l t i p l i ca t i ons
would consume f o r t y of the forty-eight avai lable p r o g r a m
steps. C l e a r l y , i f a l l the f i l te r f u n c t i o n s are to be
implemented wi th in the forty-eight instruct ion step l i m i t ,
the mul t ip l i ca t ion a lgor i thms must occupy less space. The
m u l t i p l i c a t i o n a lgor i thms can be made m o r e space e f f i c i e n t
by d e c r e a s i n g the accuracy of the m u l t i p l i c a t i o n s . The
amount of m u l t i p l i c a t i o n accuracy requi red to preserve the
s igna l r e s o l u t i o n , as i t is processed t h r o u g h a s e c t i o n ,
is a f u n c t i o n of the r e so lu t ion of the inpu t s i g n a l and
g a i n of the section.
The b i n a r y r e s o l u t i o n of a f i x e d p o i n t d i g i t a l
s igna l is d e f i n e d as the n u m b e r of b i ts in the s i g n a l
which contain accurate data. The original accuracy of the
sampled data is l i m i t e d to e ight bi ts plus s ign by the
re so lu t i on of the A/D conver te rs . The b i n a r y r e s o l u t i o n
of a s i g n a l ( R r ) a t the i n p u t to s e c t i o n i can be
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a p p r o x i m a t e d b y f i n d i n g t h e l a r g e s t i n t e g e r w h i c h
s a t i s f i e s the equat ion:
Ln A
Ln 2
j < Rs - SF. -
where: R. = Binary resolution of input to section i
(number of b i t s ) ,
RS = B i n a r y reso lu t ion of signal
(number of b i t s ) ,
A = Product of the f i l t e r sections pr ior
to section i.
To es tabl i sh the r e l a t i o n s h i p b e t w e e n the i npu t
resolut ion, section ga in and mul t ip l i ca t ion accuracy, the
e f f e c t s o f f i n i t e s i g n a l a c c u r a c y i n t h e s e c t i o n
a l g o r i t h m s mus t be establ ished.
The v a l u e of a f i n i t e a c c u r a c y s i g n a l may be
expressed as the va lue of the i n f i n i t e a c c u r a c y s igna l
plus an e r ror t e rm (E r s ) .
X ( n T ) f = X ( n T ) i n + E r s
where: X(nT)^ = value of finite accuracy signal
X(nT)• = value of infinite accuracy signal
E_- = finite signal accuracy error
L o
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Recursive section d i f f e r e n c e equat ions have the f o r m :
X ( n T ) i n = Y ( n T ) - n + B I X ( n T - T ) i n + B2 X ( n T - 2 T ) i n . . .
. . .Bj X(nT- jT ) i n
where: Y ( n T ) = discrete input to the section
X(nT-T) = section output
T h e n , a s s u m i n g f i n i t e s i g n a l a c c u r a c y , t h e
d i f fe rence equation becomes:
X ( n T ) f = Y ( n T ) i n + Ers + {B1*X (nT-T) in) +
+ ( B 2 * X ( n T - 2 T ) i n ) + (*2*Ers} + '
... + ( B j * X ( n T - j T ) i n ) + (B j*E r s )
or: X ( n T ) f = *(nT) i n + Ers + ( B i* E r s ) + ( B2*Ers}
The f i n i t e s ignal e r r o r E r s i s b o u n d e d by the
signal resolut ion:
I I _D.
T h e r e f o r e , the m a x i m u m e r r o r c o n t r i b u t e d to a
.signal by the multiplications in a recursive section may
34
be expressed as:
Ersjrsec = Ers + 3l * Ers + Q2 + Ers "-• Bj * Er
•
 Ers * < 1 + Bl + B2 + B3 •-• )
* ---
Ai
where: £ - , _ ! „ _ _ _ = m a x i m u m section output
L O I t S C C
e r r o r d u e t o f i n i t e a c c u r a c y s ig-
nal i npu t for recurs ive section.
S imi la r ly , for the non-recursive section it can be
shown that:
IT. = n * F 4- n * P" -*• n * F n. * F
-rslnrsec U0 "rs ul ars U2 "rs UD rs
=
 Ers * < D0 + Dl + D2 + ••• Di)
< 2~Ri *
where : Ersinrsec = m a x i m u m section output
e r r o r due to f i n i t e a c c u r a c y s ig-
nal input for r e c u r s i v e section.
and: A^ = gain of section i.
The effects of f in i t e accuracy mul t ip l ica t ions are
d e t e r m i n e d by a s i m i l a r a r g u m e n t . The m u l t i p l i c a t i o n
cons tan ts are expres sed as the sum of the i n f i n i t e
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accuracy constant (B.= ) plus an error (E ):
3 rj
B. = B. + E
Jf 3m
where: B- = the v a l u e of the f i n i t e a c c u r a c y
constant ,
B^ = The value of the infinite accuracy
3in
constant,
E_ = finite constant error for 3-.
r
 3
Again, recursive section difference equations have
the form:
X(nT)in = Y(nT)in + (B* X(nT-T)in) + (B2.* X (nT-T) in) . . ..
... + (B. * X(nT-jT))
Jin
The results of the finite accuracy multiplications
for recursive sections may then expressed as:
X(nT)f = *(nT)in + <Blln + Efi) * X(nT-T) + ...
... + (B,. + E ) * X(nT-jT)
Jin r3
= X(nT)f + Er * X(nT-T) + Ef * X(nT-2T) +
... + Er .* X(nT-jT)
X(nT) is bounded by the fixed point memory such that
I I 1
I X(nT) I <
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Also, t h e i n d i v i d u a l m u l t i p l i c a t i o n e r r o r s a r e
bounded by the accuracy of the mul t ip l i ca t ion a l g o r i t h m :
where: Rm = accuracy of multiplications (as-
sumed to be uniform in section i).
Therefore the the maximum output error associated
with finite accuracy multiplications in recursive sections
is:
1.
E , < N * 2 ra *r m l r s e c m ^
where: Errairsec = maximum output error due to
finite multiplications in a
recursive sections.
For the non-recursive sections, the error associ-
ated with finite multiplications is:
^ N * T ra * A
rm|nrsec < Nra 2 Ai
where: Erm|nrsec = maximum output error due to
finite multiplications in a
non-recursive sections.
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The f i n i t e a ccu racy m u l t i p l i c a t i o n s w i l l no t
d e g r a d e the sect ion p e r f o r m a n c e i f the e r r o r a s soc ia t ed
with the mult ipl icat ions is less than the m a x i m u m output
s i g n a l r e s o l u t i o n . U n - d e g r a d e d section p e r f o r m a n c e
requires that the errors due to the f i n i t e mul t ip l i ca t ions
are less than e r r o r s due to the f i n i t e s ignal accu racy .
The inequali t ies:
F < E




state this condition. Solving these inequalities for the
required binary multiplication accuracy yields the same
relationship between multiplication accuracy, number of
multiplications and input signal resolution for recursive
and non-recursive sections.
These equations reduce to the inequality:
Ri. (-^ -1Ln 2
where: P^ = required binary accuracy of
section multiplication
R. = input signal resolution
Nm = number of multiplications in
the section
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T h e m i n i m u m r e q u i r e d a c c u r a c y o f t h e
mul t ip l ica t ions in a section may be de te rmined by f i n d i n g
the smallest integer which wil l s a t i s fy this equat ion.
Convert ing the f ina l f low d i a g r a m to 2920 instruc-
\
t ion code is a s t r a igh t f o r w a r d task. The c o e f f i c i e n t
m u l t i p l i c a t i o n s m u s t b e coded into e f f i c i e n t a l g o r i t h m s
u s i n g the sec t ion Rm as a s t a n d a r d for m i n i m u m a c c u r a c y .
F i g u r e 2-6 shows a b r e a k d o w n of the d i g i t a l and ana log
func t ion placement in the forty-eight step program block.
T h e code i s a r r a n g e d t o m i n i m i z e t h e p h a s e d e l a y
associa ted w i t h n u m e r i c a l p roces s ing . The code b lock
shown was used in the d e v e l o p m e n t of the PSFSS s o f t w a r e .
The A/D c o n v e r s i o n i s no t c o m p l e t e u n t i l l a t e in the
p r o c e s s i n g , so a l l the m u l t i p l i c a t i o n s w h i c h do not
requ i re the input are p e r f o r m e d f i r s t . The f i n a l por t ion
of t he code b lock p e r f o r m s t he sample r a t e d i v i s i o n




















( * :O1 indicates r.uirioiication of •.: on scant Dl^
Figure 2-6 Placesenc of Functional Blocks in Progran Space
CHAPTER 3
RESULTS AND MEASUREMENTS
The evaluation of the 2920 based PSF includes
several areas of its design. The filter size, accuracy
and limitations are all important considerations. The
issue of filter size is investigated in Appendix B. The
test results presented in this section demonstrate filter
accuracy and provide an indication of the limitations of
the 2920 ASP.
The final space requirements of a 2920 based PSF
are largely decided by the complexity of the 2920 support
hardware. The 2920 occupies 1.5 square•inches of the
estimated 10 square inches occupied by the PSF circuit
shown in Figure B-l. The remainder of the space is
consumed by the various 2920 support and PCM interface
circuits. The c i r c u i t presented in Appendix B was
designed using available components in order to provide a
rough estimate -of the size requirements of a 2920 PSF
which meets all the input and output specifications. The
design is not space optimal. Several special purpose




T h e a c c u r a c y o f t h e 2 9 2 0 p r o c e s s o r a n d P S F
a l g o r i t h m s w a s d e t e r m i n e d b y m e a s u r i n g f i l t e r t r a n s f e r
f u n c t i o n s f r o m a 2 9 2 0 P S F t es t c i r c u i t . T h r e e b a s i c P S F
a l g o r i t h m s w e r e w r i t t e n f o r t h e 2 9 2 0 , a n d f r o m t h e s e ,
u s i n g s a m p l e f r e q u e n c y d i v i s i o n t e c h n i q u e s , f o u r t e e n
f i l t e r a l g o r i t h m s w e r e developed. These a l g o r i t h m s f o r m
the P3FSS l i b r a r y p re sen t ed in A p p e n d i x D.
Tes_t C i r c u i t r y and T r a n s f e r F u n c t i o n M e a s u r e m e n t s
A b lock d i a g r a m of the test set wh ich m e a s u r e d the
t r a n s f e r f u n c t i o n s i s s h o w n i n F i g u r e 3-1. T h e f i l t e r
i n p u t s i g n a l i s p r o v i d e d by a no ise source f r o m the KP
5 4 4 1 0 A A / D C o n v e r t e r . T h e o u t p u t o f t h e f i l t e r i s
p r o c e s s e d by the HP 5 4 4 1 0 A A/D C o n v e r t e r and a HP 5 4 4 7 0 B
D i g i t a l F i l t e r . T h e d i g i t i z e d o u t p u t s i g n a l i s t hen
processed b y t h e H P 5 4 2 0 A D i g i t a l S i g n a l A n a l y z e r t o
d e t e r m i n e t h e f i l t e r t r a n s f e r f u n c t i o n . A c i r c u i t d i a g r a m
o f t h e 2 9 2 0 a n d test s u p p o r t h a r d w a r e i s s h o w n i n F i g u r e
3 - 2 . T h e i n p u t S C B ' s a n d l o c a l r e f e r e n c e v o l t a g e
g e n e r a t o r w e r e n o t i n c l u d e d i n t h e test s e t t o e l i m i n a t e
t h e i m p a c t o f these c i r c u i t s o n t h e m e a s u r e m e n t s . T h e
power supply voltages, r e f e r e n c e vol tage and bread board
f o r t h e tes t c i r c u i t w e r e s u p p l i e d b y a n E L I n s t r u m e n t s
E L I T E 2 C i r c u i t D e s i g n Test S y s t e m . T h e r e c o n s t r u c t i o n
f i l t e r s o n t h e 2920 o u t p u t s w e r e r e q u i r e d t o m i n i m i z e
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Figure 3-2 2920 PSF Algorithm Test Circuit
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H P A / D c o n v e r t e r . W i t h o u t t h e s e f i l t e r s t h e h i g h
f r e q u e n c y n o i s e a d d e d b y t h e D / A c o n v e r s i o n c o u l d cause
a l i a s i n g e r r o r s i n t h e m e a s u r e m e n t s . T h e t r a n s f e r
f u n c t i o n o f t he test c i r c u i t was m e a s u r e d u s i n g a 2 9 2 0
test p r o g r a m w h i c h passes t h e s a m p l e d i n p u t d i r e c t l y t o
the ou tpu t w i t h o u t m o d i f i c a t i o n (o the r than a D-C o f f s e t
e r r o r c o m p e n s a t i o n ) . The test c i r c u i t t r a n s f e r f u n c t i o n
( F i g u r e 3-3) i l l u s t r a t e s s e v e r a l e f f e c t s caused b y t h e
s a m p l i n g process . The m a g n i t u d e response of the c i r c u i t
s h o w s the m a g n i t u d e o f the o u t p u t as a f u n c t i o n of the
i n p u t f r e q u e n c y . T h e f r e q u e n c y o f t h e o u t p u t s i g n a l i s
a l w a y s less than the s a m p l e r a t e , r ega rd le s s of the inpu t
f r e q u e n c y . T h e m a g n i t u d e m i n i m u m a n d 1 8 0 d e g r e e phase
s h i f t o b s e r v e d a t m u l t i p l e s o f t h e s a m p l e r a t e a r e
c h a r a c t e r i s t i c of the test set. The s l i g h t ro l l of f of
the m a g n i t u d e response is caused by s ignal skewing d u r i n g
the sample capaci tor cha rg ing cycle.
2920 Vers ion D S o f t w a r e Fixes
The D v e r s i o n 2 9 2 0 has s e v e r a l g l i t c h e s w h i c h
a f f e c t the processor o p e r a t i o n . Intel has released new
1 2920 Ana log Signal Processor Des ign Handbook , (Santa
C l a r a : I n t e l C o r p o r a t i o n , 1980) , pp. 2-4.
2 C a r m e l V e r n i a , "Signal Processing Produc t s Status",












Figure 3-3 Magnitude and Phase Response of the 2920
I/O Test Algorithm
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versions of the 2920 which are f ree f r o m these opera t ional
p r o b l e m s 3 . Most of the o p e r a t i o n a l ' g l i t ches ' had no
i m p a c t o n t h e P S F f i l t e r o p e r a t i o n ; o t h e r s r e q u i r e
s o f t w a r e f i x e s to i n s u r e p r o p e r o p e r a t i o n . These f i x e s
appear in the input sequence of all the f i l t e r a lgor i thms
wr i t t en for this invest igat ion. The SUB D A R , K M 2 , R O O , C N D 6
and LDA T , T , R O O , C N D 4 ins t ruct ions are all ve rs ion D f ixes .
These ins t ruct ions occupy f o u r p rogram steps which could
otherwise be used for mul t ip l i ca t ions . Separate f ixes are
used to compensate for signal conversion er rors .
A test a l g o r i t h m w h i c h samples the analog i n p u t ,
conver t s i t to a d i g i t a l v a l u e , then back to ana log was
u s e d t o m e a s u r e t h e 2 9 2 0 c o n v e r s i o n p r o c e s s
c h a r a c t e r i s t i c s . F i g u r e 3 -4 shows the r e s u l t s o f the
m e a s u r e m e n t . The l inear regions for the output converters
are f r o m -.95 to 0 vo l t s , and 0 to .9 vol ts . Beyond these
r e g i o n s , the c o n v e r t e r s s a t u r a t e . The g a i n o f the PSF
f i l t e r s has been n o r m a l i z e d to .8 vo l t s /vo l t to p r e v e n t
DAC saturat ion. The conversion processes also introduce a
n e g a t i v e DC o f f s e t . A typ ica l o f f s e t can be seen in the
l i n e a r i t y c u r v e s h o w n in F i g u r e 3-4. In te l s ta tes t h i s
of f se t is typically -16 mV, -70 mV m a x i m u m . To par t ia l ly
correct for the o f f se t , a DC value of .062 is added to the
3 C a r m e l V e r n i a , "2920 S ta tus" , S i g n a l P roces s ing












Figure 3-4 2920 Converter Linearity
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f i l t e r output before the D/A conversion. These PSF f ixes
appear in a l l the f i l t e r a l g o r i t h m s p resen ted in th is
investigation. Five d ig i t a l and f o u r analog i n s t ruc t i ons
in each forty-eight ins t ruc t ion block are dedicated to the
version D fixes.
Test A lgo r i t hms
T h e test a l g o r i t h m s p r e s e n t e d r e p r e s e n t t h e
e x t r e m e s o f t h e f i l t e r a p p l i c a t i o n s . T h e t e s t s e t
i n c l u d e s 300 , 8 0 , 7 0 a n d 1 0 H z f i l t e r s . A l l t h e
a l g o r i t h m s were w r i t t e n u s i n g t h e cascade s t r u c t u r e o f
F i g u r e 2-5, a n d a r e p a r t o f t h e P S F S S l i b r a r y ( s e e
A p p e n d i x D) . The 300, 80 and 70 Hz a l g o r i t h m s s a m p l e at
4 . IK Hz. The 10 Hz a l g o r i t h m is a c t u a l l y the 80 Hz
a l g o r i t h m u s i n g t h e s a m p l e r a t e d i v i s i o n t e c h n i q u e s t o
r educe the s a m p l e r a t e and c o r n e r f r e q u e n c y by a f a c t o r o f
e i g h t . T h e 3 0 0 H z a n d l O H z f i l t e r s r e p r e s e n t t h e
extremes of the PSF corner f r e q u e n c i e s used by NASA DFRF.
The 70 Hz f i l t e r represents the a p p r o x i m a t e lower l i m i t of
t h e f i l t e r c o r n e r f r e q u e n c i e s w i t h o u t u s i n g s a m p l e r a t e
d iv i s ion techniques.
Magn i tude and Phase Response Curves
T h e t r a n s f e r f u n c t i o n s o f t h e a l g o r i t h m s a s
measured and plotted by the test set are shown in Figures
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Figure 3-3 Maqnitude and Phase Response of the 10 H;
Digital F'ilter
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are shown in Figures 3-9, 3-10, 3-11, 3-12. The measured
t r a n s f e r f u n c t i o n s c o r r e l a t e c losely w i t h t h e p r e d i c t e d
t r a n s f e r f u n c t i o n s . T h e 2 9 2 0 f i l t e r r e s o l u t i o n i s
d e m o n s t r a t e d in F i g u r e 3-13. This plot shows the h i g h
frequency response of the 10 Hz f i l ter . The f i l t e r rolls
off t i l l the m a g n i t u d e of the ou tpu t s ignal i s less t h a n
the r e s o l u t i o n of the DAC's . The r e su l t i s the f l a t a r e a
in the s top band above 100 Hz. This plot also shows the
e f f e c t s o f s a m p l e a l i a s i n g . A s l i g h t r i s e i n t h e
magni tude response may be observed at 200 Hz. This e f f ec t
is shown m o r e c l e a r l y in F i g u r e 3-14. In th i s p lo t , the
frequency scale of the 10 Hz f i l t e r t ransfer f u n c t i o n has
been expanded to show the pass bands centered at m u l t i p l e s
of the sample rate. The peaks are caused by ADC f r e q u e n c y
aliasing of the analog input signals.
Fi l ter Repeatabi l i ty
A demons t ra t ion of f i l t e r repea tabi l i ty is shown
in F igures 3-15 and 3-16. These plots are the t r a n s f e r
f u n c t i o n s o f two 70 Hz f i l t e r s i m p l e m e n t e d on d i f f e r e n t
2920 chips. The f r equency responses of these f i l t e r s are















r f«<4u« r .c>- --Hj
;oo

















































- -: ! - - - ' --; !
' '>. ! ; • • .
• : ]\
/:«:. • . ' j
:
 i ""•-. '•





5 10 15 20 *3 10 35 -0 45 ' ?
r r«qu«rtC v •" n~z >


















































































































Figure 3-15 Comparison of Magnitude Response Curves
















Figure 3-16 Comparison of Phase Response Curves





The goal of this inves t iga t ion was to eva lua te the
f e a s i b i l i t y of rep lac ing ana log PCM PSF's w i t h a d i g i t a l
e q u i v a l e n t based on In te l ' s 2920-D-18 A n a l o g S igna l
Processor. The focus of the i n v e s t i g a t i o n was on the
o p e r a t i o n a l c h a r a c t e r i s t i c s and l i m i t a t i o n s o f t he 2920
processor func t ion ing as a PSF.
T h e d e s i g n p r o c e d u r e e s t a b l i s h e d f o r t h i s
inves t iga t ion starts w i th the analog PSF t r a n s f e r f u n c t i o n
H(s ) . The Bi l inear T r a n s f o r m Technique is appl ied to K ( s )
t o d e r i v e t h e d i g i t a l t r a n s f e r f u n c t i o n H ( z ) . H ( z ) i s
then f a c t o r e d into i t s cascade f o r m . Scale f a c t o r s a r e
assigned on the basis of i n d i v i d u a l f i l t e r section g a i n to
p r e v e n t ALL) o v e r f l o w s d u r i n g p r o c e s s i n g . T h e r e s u l t i n g
m o d i f i e d cascade t r a n s f e r f u n c t i o n s a r e coded i n t o 2 9 2 0
assembly l anguage . These f i l t e r a l g o r i t h m s a r e t hen
compi l ed and loaded into the 2920 E P R O M m e m o r y . The
f i l t e r a l g o r i t h m s w e r e g r o u n d tested in a 2920 test
circuit to determine the operat ing character is t ics of the
f i l t e r .
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The test r e su l t s p re sen ted in the p r e v i o u s c h a p t e r
demons t ra t e that the 2920 is capable of p e r f o r m i n g the PSF
f u n c t i o n f o r l i m i t e d r e s o l u t i o n s i gna l s . T h e m a x i m u m
signal resolut ion which the 2920 can process wi thout some
loss of signal accuracy is determined by the w i d t h of the
2 9 2 0 A/D and D/A c o n v e r t e r s . This c o n s t r a i n t l i m i t s the
resolution of 2920 output signals to n ine bits. There are
several design ' t r icks ' which extend the resolut ion of the.
2 9 2 0 , b u t t h e t e chn iques a r e t o o h a r d w a r e a n d s o f t w a r e
in tens ive to be used in this appl icat ion.
T h e t r a n s f e r f u n c t i o n s o f t h e d i g i t a l f i l t e r s r o l l
o f f m o r e s h a r p l y t h a n t h e a n a l o g f i 1 t e r s , a n d h a v e
e x c e l l e n t r e p e a t a b i l i t y c h a r a c t e r i s t i c s a s t h e f i l t e r
a l g o r i t h m i s i m p l e m e n t e d i n d i f f e r e n t c h i p s . T h e
increased roll off rate is due to the " w a r p i n g e f f e c t " of
the B i l i n e a r T r a n s f o r m . The f requency scale d i s t o r t i o n in
the H ( s ) to H ( z ) mapping is desirable in this a p p l i c a t i o n .
The i n c r e a s e d noi.se r e j e c t i o n in the t r a n s i t i o n b a n d i s
r e a l i z e d w i t h o u t d i s t u r b i n g t h e s m o o t h n e s s o f t h e
B u t t e r w o r t h s h a p e . T h e t r a n s p o r t a b i l i t y o f f i l t e r
a l g o r i t h m s is a m a j o r advantage of the d ig i t a l f i l t e r .
The f i l te r algorithms were w r i t t e n in such a f o r m
that a c o m p u t e r p r o g r a m can hand le al l the code l i n k i n g
and compil ing operations normal ly associated w i t h d igi ta l
programs. The f i l te r t ransfe r func t ions are independent
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of w h i c h 2920 chip o r w h e r e in m e m o r y i t i s i m p l e m e n t e d .
T h e r e f o r e , the a l g o r i t h m d e v e l o p m e n t process can be
p e r f o r m e d in a u n i f o r m m a n n e r fo r any 2920 chip. The
PSFSS p r o g r a m s are a . resul t of th i s c h a r a c t e r i s t i c of
d i g i t a l p r o c e s s i n g . T h e PSFSS t o o l s i m p l i f i e s t h e
i n s t a l l a t i o n of a 2920 PSF m o d i f i c a t i o n to a f i v e m i n u t e
o p e r a t i o n . The on ly i n f o r m a t i o n n e e d e d to s p e c i f y a PSF
is the des i red co rne r f r e q u e n c y . The power in this type
of tool l ies both in the s i m p l i c i t y and the f l e x i b i l i t y .
The PSFSS sof tware manages signal processing modules. The
f u n c t i o n of the m o d u l e s i s not l i m i t e d to PSF f i l t e r s .
M o d u l e s cou ld b e i n c l u d e d w h i c h p e r f o r m a n y d e s i r e d
func t ion ( w a v e f o r m g e n e r a t i o n , l i n e a r i z a t i o n , etc.). This
f l e x i b i l i t y cou ld a l l o w m a n y o f t h e t a sks n o r m a l l y
a s s o c i a t e d w i t h g r o u n d p r o c e s s i n g t o b e p e r f o r m e d r ea l
t i m e in f l i g h t .
T h e s i z e o f t h e 2 9 2 0 b a s e d P S F c i r c u i t r y i s
e s t i m a t e d to be 2.25 s q u a r e i n c h e s per f i l t e r . T h i s i s
c o m p a r a b l e to the s ize of the a n a l o g c i r c u i t . Th is
est imate is based on the c i rcui t shown in Figure B-l, and
the i m p l e m e n t a t i o n o f f o u r f i l t e r s pe r 2920 PSF c i r c u i t .
The potential exists for s ign i f i can t ly reducing the size
of the circuit .
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2920 Version J
T h e m a j o r d e s i g n l i m i t a t i o n e n c o u n t e r e d i n t h i s
i n v e s t i g a t i o n was the l eng th of the 2920 p r o g r a m space.
Implementing four f i l t e r s per chip l imi ted the number of
i n s t ruc t i ons f o r each f i l t e r a l g o r i t h m t o f o r t y - e i g h t .
This design cons t ra in t becomes more and m o r e imposing as
the ra t io RS C ( F S / W C ) increases. As RS(, i n c r e a s e s , the
a c c u r a c y r e q u i r e m e n t s o f t h e m u l t i p l i c a t i o n . a l g o r i t h m s
also increase. More accu ra t e m u l t i p l i c a t i o n s r e q u i r e m o r e
i n s t r u c t i o n steps. If R is l a r g e , t h e r e s i m p l y is not
O V-.
enough room to i m p l e m e n t the a lgor i thm w i t h i n the fo r ty -
e i g h t p r o g r a m s tep l i m i t . The 70 Hz f i l t e r in the PSFSS
l i b r a r y has a Rsc equal to 9.5 Kz/Rad. The upper l i m i t of
R w h i c h c a n b e i m p l e m e n t e d w i t h i n t h e s i z e a n d
O V^
resolution constraints is approximately ten for the
2920-D. The filter algorithms with corner frequencies
below 70 Hz (Rsc > 10.0) were created using the sample
rate division techniques. The value of R for these
filters was too large to allow coding a filter which used
the base sample rate (4166.7 Hz). Intel has released a
newer version of the 2920 which does not require the
software fixes required by the version D 2920 used in this
investigation. The I/O sequences version J processor have
been fixed thus increasing the number of instructions
available for calculations. The impact of the reduced
algorithm overhead of the version J is to increase the
flexibility of algorithm design.
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Areas for Fu r the r Study
T h i s i n v e s t i g a t i o n d e m o n s t r a t e d t h e
c h a r a c t e r i s t i c s o f t he 2 9 2 0 PSF t r a n s f e r f u n c t i o n s . Bu t
the e f f ec t of envi ronmenta l stresses on the cr i t ica l 2920
support c i rcu i t s has not been established. Further study
and tests are requ i red to d e t e r m i n e an o p t i m u m design for
t h e s u p p o r t h a r d w a r e a n d t h e i m p a c t o f e n v i r o n m e n t a l
stress on the 2920 PSF c i r c u i t r y .
The f u n c t i o n of the a n a l o g PSF in the PCM s y s t e m
i s t o r e m o v e h i g h f r e q u e n c y no i se i n s i g n a l s b e f o r e
sampl ing . The in t roduc ing of a d ig i t a l equ iva len t for the
ana log f i l t e r s creates an i n t e r e s t i n g a n o m a l y i n t he
system. Analog signals are processed by the 2920 c i r c u i t
SCB's to r emove any h igh f r equency no i se , then sampled by
the 2 9 2 0 . The 2 9 2 0 processes t he d i g i t i z e d s i g n a l , t h e n
c o n v e r t s the s i g n a l b a c k to a n a l o g so i t can be s a m p l e d by
the PCM s y s t e m . The PCM s a m p l e r has a d i g i t a l PSF ( the
2 9 2 0 ) "wh ich has i t s own PSF ( t h e S C B ' s ) . F u r t h e r , t he
s i g n a l i s c o n v e r t e d f r o m an a n a l o g to a d i g i t a l t w i c e .
The e x t r a PSF and convers ion could be e l i m i n a t e d by using
t h e S C B c i r c u i t s a s P S F ' s f o r t h e P C M s a m p l e r - a n d
p e r f o r m i n g the digi ta l f i l t e r processing f u n c t i o n on the
o u t p u t of the PCM s a m p l e r . F u r t h e r s tudy is needed to
d e t e r m i n e the f e a s i b i l i t y o f e l i m i n a t i n g the e x t r a PSF
c i r c u i t and A/D, D/A conve r s ion process present in the
2920 based PSF scheme.
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A p p e n d i x A c o n t a i n s t h e m e a s u r e d t r a n s f e r
f u n c t i o n s o f t h e 2 9 2 0 a l g o r i t h m s c o n t a i n e d i n t h e PSFSS
f i l t e r l i b r a ry . The t r a n s f e r f u n c t i o n s were m e a s u r e d and
p l o t t e d u s i n g t h e tes t s e t d e s c r i b e d i n C h a p t e r 3 .
F i g u r e s A - l t h r o u g h A-14 a r e t h e m a g n i t u d e a n d phase
response plots of f i l t e r a l g o r i t h m s crea ted by the PSFSS





































f i .' 1 1i i i
I ! i i i ! !








i I ii ! 1
sooi











































































































































! . ,- i
1 ' !
! • i





























Figure A-4 J-iagnicude and Phase Response of the 80 Hz
.Digital Filter
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Figure A-10 Magnitude and Phase Response of Jhe 35 Hz
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Figure A-14 Magnitude and Phase Response of the 10 H:
Digital Filter.
APPENDIX B
2920 HARDWARE SUPPORT CIRCUIT
The nominal specifications of the digital pre-
sampling filter are:
1) The filter transfer function is to approximate
the transfer function of the analog PSF.
2) Balanced differential input
3) 100k ohms minimum input impedance
4) 20k ohms maximum output impedance
5) Nine bit signal resolution
5) Four filters per 2920 chip
The design specifications for the 2920 PSF filters
will impact the filter implementation in two basic areas.
Items 1, 5 and 6 of the specification list are primarily
determined by the software (within the constraints of the
2920 chip hardware) the 2920 will execute. The structure,
the filter algorithm, the accuracy of the multiplications
and other software techniques determine these parameters.
The I/O specifications of the filters are determined by
the hardware. The 2920 will require hardware support to
meet the input specifications and to perform post
filtering of the output signal from the DAC's, Figure 2-1
shows a block diagram of the extra support circuits
required for the PSF application.
The SCB circuits perform several functions. They
act as buffers between sensor signals and the 2920 ADC's.
The circuits convert the differential input signals to
single line, and act as an anti-aliasing filter and input
buffer. Finally, the circuit scales the input signal to
levels acceptable for the 2920.
The SCB circuits shown in Figure B-l perform these
functions. The circuit was designed for differential
signals magnitude limited to 5 5 volts. The corner
frequency of the circuit is 1/R2C. The sample rate of the
filter is known to be less than 4.166 kHz, therefore the
corner frequency of the SCB circuit is 2.5 kHz. The gain
of the SCB's is 0.5 volts/volt. The input impedance of
the circuit 100k ohms.
The reconstruction (or post) filters remove the
high frequency DAC noise prior to resampling by the PCM
system. The corner frequency of these filters is 6.6k
ohms.
The one volt reference voltage should be generated
locally to the processor to reduce reference noise.







the circuit specifications. This circuit was designed
using available hardware. It is not intended to be a
space optimal design. The circuit will serve as a model
for a rough estimate of the space requirements of the 2920
PSF circuit. Table B-l contains a breakdown of the
various parts and estimated size. The space requirement
for the circuit of Figure B-l is estimated to be 10 square
inches, or 2.58 square inches per filter.
Table B-l Estimation of the 2920 PSF Circuit Size












LM7 4 7 A H , SCB ,o p-am p
Reference Voltage B u f f e r




24 Misc Resistors @ .12/resistor
17 Misc Capacitors @ .12/cap
Subtotal
c i r cu i t layout factor x .5
















Estimated size per filter I 2.58
APPENDIX C
2920 PROCESSOR OVERVIEW
The In te l 2 9 2 0 d i g i t a l s igna l p roces so r i s
specif ical ly designed for signal processing applications.
The u n i q u e a r c h i t e c t u r e o f t he 2 9 2 0 g ive s i t t he
c a p a b i l i t y and the speed necessary to p e r f o r m real t i m e
digi ta l signal processing funct ions.
2920 Archi tec ture
As shown in F i g u r e C- l , t h i s u n u s u a l s t and a lone
m i c r o p r o c e s s o r m a y b e d i v i d e d in to t w o m a j o r s e c t i o n s ,
analog and d i g i t a l . The a r c h i t e c t u r e of the 2920 a l lows
a n a l o g a n d d i g i t a l f u n c t i o n s t o b e p e r f o r m e d
s imul taneously .
The a n a l o g s e c t i o n , w h i c h i s c o n t r o l l e d by the
digi ta l section, contains all the components necessary for
analog I/O. This section's c i r c u i t r y , is composed of four
analog input channe l s , an inpu t - c h a n n e l m u l t i p l e x e r ,
s a m p l e a n d ho ld c i r c u i t r y , e i g h t b i t A / D a n d D / A
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Figure C-l" 2920 Signal Processor Block Diagram
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Data is passed between the digital and analog sections by
the n ine , bit DAR (Digital Analog Register).
The d ig i ta l section of the processor contains 192
x 24 b i ts of E P R O M p r o g r a m s to rage and 40 x 25 b i t s of RAM
storage. The 2920 supports a m a x i m u m of 192 instruct ions,
a n d u p t o 4 0 v a r i a b l e s . A r i t h m e t i c o p e r a t i o n s a r e
s i m p l i f i e d by the c a p a b i l i t i e s of the s h i f t r e g i s t e r ,
w h i c h scales the A register operand by 2**N, where : -14 <
N < 3. If an a r i thmet ic operat ion causes an ALU ove r f low,
the largest va l id m a g n i t u d e of the result and the proper
sign bit is retained as the resultant.
The DAR i s a n i n e b i t 2 ' s c o m p l e m e n t b i n a r y
register which passes data between the d ig i ta l and analog
sec t ions . A f t e r an A/D c o n v e r s i o n , t he r e s u l t i s
converted from a 1's complement to a 2's complement n u m b e r
fo r the DAR. When the t w e n t y f i v e b i t d i g i t a l sec t ion
reads data f r o m the DAR, the lower s ix teen b i t s of the DAR
are read as 1's. This p a r t i a l l y compensa tes for A/D
o f f s e t errors.
2920 Instruction Set
The a s semb ly l a n g u a g e used by the 2920 is as
unusual as the 2920 archi tec ture . Each assembly language
inst ruct ion is comprised of f i ve instruct ion f ie lds (see
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Table C-l). The contents of these fields specify the ALU
instruction, the B register, the A register, the shift
factor and an analog instruction. Table C-l lists the
2920 instruction set. The execution time of all the
instructions is exactly equal.
Table C-l The 2920 Instruction Set
(1) I (2) I (3) | (4) I (5) '
I I I I
ALU | B | A | Shift | Analog
instruction | address | address I code ! instruction
Mne- |
monies ! Operation
-M •— «• — _ ^  _ _ _• . _ —• _• — -^ — ^  _•• «• _• .» ^  -mm — M» — __ _« ~ -~ -
ALU Instructions
ADD | (A X 2~n) + B > B
SUB I 3 - (A x 2~n) > B
LDA ! (A X 2~n) > B
XOR | (A x 2~n) © B > B
AND | (A X 2~n) * B > 3










Sample input channel k
D/A to output channel k
Convert sign bit
Perform A/D on bit k
Select sign bit for conditional ALU instructions




Rnn | Sh i f t A right nn bi ts (scale fac tor = 2"-nn)
| nn = 0 ,1 ,2 ,3 , 12,13
Lnn i Shift A left nn bits (scale factor = 2~nn)
I nn = 1,2
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I/O Timing Requirements
T h e a r c h i t e c t u r e o f t h e 2 9 2 0 p l a c e s s e v e r a l
restraints on analog I/O instruct ion sequences. A series
of I N ( k ) i n s t r u c t i o n causes the i n p u t m u l t i p l e x e r to
select channel k for i npu t . The e x e c u t i o n t i m e of th i s
series of I N ( k ) i n s t r u c t i o n s m u s t be a t leas t s ix t i m e s
the RC t i m e cons tan t of the s a m p l e and hold c i r c u i t r y .
This sampl ing t i m e a l l o w s the hold c a p a c i t o r to f u l l y
.charge to the value of the input signal. The ins t ruct ion
sequence shown in Table C-2 executes an A/D conversion on
input channel zero. The three I N ( 0 ) instruct ions (3.75E-6
seconds at 1.25E-6 seconds per i n s t r u c t i o n ) p r o v i d e the
settling t ime required by the sample and hold capacitor.
The A/D c o n v e r t e r s r e q u i r e t i m e to set t le b e f o r e
each CVT(n) i n s t r u c t i o n . A ser ies of ana log N O P ' s whose
execut ion t i m e is no less than 1.2E-6 se.conds should
p recede each C V T ( n ) i n s t r u c t i o n . T h e e n t i r e A / D
convers ion sequence ( F c r y = 3.2 M H z ) r e q u i r e s 31.25 E-6
s e c o n d s o r 2 5 i n s t r u c t i o n c y c l e s ( a t 1 . 2 5 E - 6
sec/ instruct ion) .












































































* —> Indicates available instruction
—> F = 3.2 MHz
-> Chold = 50°
The sequence of i n s t r u c t i o n s for D/A c o n v e r s i o n s
has s imi la r t i m i n g restr ic t ions {see Table C-3). Once the
DAR is loaded wi th output data, the D/A c i rcu i t ry requires
6E-6 seconds s e t t l i ng t i m e be fo re an o u t p u t in s t ruc t ion
may be e x e c u t e d . C ros s t a lk be tween output channels i s
reduced by executing an O U T ( k ) ins t ruct ion, where k is an
unused channel number . I m m e d i a t e l y fo l lowing this output,
the s i g n a l s h o u l d be r o u t e d by a s e r i e s o f O U T ( v )
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I LDA DAR,OUTP,ROO, 1














* —> Indicates available instruction
* —> DC offset correction
—> F = 3 . 2 MHz
—> Output channel fou r not used
i n s t r u c t i o n s to the a p p r o p r i a t e o u t p u t c h a n n e l v . The
execut ion t i m e of the OUT v ins t ruct ion series m u s t be no
less than 1E-6 seconds.
Mult ipl icat ion in the 2920
Time delays, additions and m u l t i p l i c a t i o n s are the
t h r e e b a s i c f u n c t i o n s w h i c h f o r m t h e b a s i s f o r
I m p l e m e n t i n g d i g i t a l f i l t e r s . T i m e d e l a y a n d a d d i t i o n
func t ions are supported d i rec t ly by the 2920 assembler.
M u l t i p l i c a t i o n is expressed as a se r i e s of LDA,
A D D o r S U B i n s t r u c t i o n s . I n a t y p i c a l f i l t e r i n g
a p p l i c a t i o n , t h e a l g o r i t h m s w h i c h m u l t i p l y v a r i a b l e s b y
c o n s t a n t s c o m p r i s e 75% of the f i l t e r p r o g r a m code. The
e f f i c i e n c y of these mul t ip l i ca t ions de t e rmines the space
e f f i c i e n c y of the f i l t e r code as a whole.
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There are several ways to code a m u l t i p l i c a t i o n
be tween a v a r i a b l e and constant . For example , cons ide r
the mul t ip l ica t ion:
REGO = REG1 * 1.8727
where : REGO = var iab le A in a f i l t e r ing program,
REG1 = variable B in a f i l t e r ing program.
The f i r s t t a s k i n t he process o f c o d i n g a
m u l t i p l i c a t i o n a l g o r i t h m is to express the constant as a
25 bi t b i n a r y n u m b e r . The 2920 has a 25 bi t (24 bi t plus
\ g n ) f i x e d po.int a c c u m u l a t o r ; t h e r e f o r e , t h e b i n a r y
representat ion of the constant need not be greater than 24
bi ts .
Table C-4 illustrates that there are many ways to
code a m u l t i p l i c a t i o n , some ways m o r e e f f i c i e n t than
o thers . Sequence A r e q u i r e s twenty i n s t r u c t i o n s to
p e r f o r m the twenty f i v e bit multiplication. Sequence uses
severa l coding t r icks to shorten the sequence to n ine
i n s t r u c t i o n s . I f t w e n t y f i v e b i t a c c u r a c y i s n o t
r e q u i r e d , the m u l t i p l i c a t i o n a l g o r i t h m can be shor tened
c o n s i d e r a b l y by r o u n d i n g the cons tan t to an a p p r o p r i a t e
va lue . See the 2920 Assembly Language Manual for f u r t h e r
le ta i ls on 2920 p r o g r a m m i n g techniques.
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Table C-4 Examples of Algorithms Which Multiply REGO
by .1.8727































































































































































































































































































































































Note: 1.8727-.Q = 1.110 111 110 110 110 111 Oil 0112 + err
* May cause accumulator overflow
Sample Rate Divis ion
Table C-5 shows a sequence of i n s t ruc t i ons wh ich
may be used to mod i fy the sample rate of the f i l te r . The
v a r i a b l e OSC is a c o u n t e r w h i c h is d e c r e m e n t e d by the
cons tant KPn (n ranges f r o m 0 to 9) each t i m e the code is
execu ted . The f i l t e r i s kept i n a c t i v e by d i s a b l i n g the
Table C-5 Sample Rate Divis ion Ins t ruct ion Sequence
for Sample Rate Divisor of Three
Instruction | Comments






DAR = Current Value of OSC
The time delay and input
instructions execute only
if DAR (OSC) is negative
Reset OSC
Decrement OSC
time delay and I/O functions while the counter variable is
greater than zero. When OSC decrements to a negative
value then the filter input and output values are updated
and the time delay function is executed. OSC is reloaded
with a positive constant KPm and the sequence repeats.
This sequence effectively divides the original sample rate
of the filter by the ratio of the positive constant to the
decremental value. The corner frequency of the filter is
divided by the same amount. The new corner frequency of a
filter using the sample rate division «aay be calculated
... . . 98
us »g the relationship:




where F' = new sample rate
\*
F = basic sample rate
C«
KPm = positive initial counter value
KPn = decremental value
APPENDIX D
PSFSS
Pre-Sampling F i l te r Sof tware Support
The PSFSS s o f t w a r e package reduces the process of
w r i t i n g a p r o g r a m w h i c h i m p l e m e n t s f o u r p r e - s a m p l i n g
f i l t e r s w i t h the 2920 to a s i n g l e i n s t r u c t i o n c o m m a n d .
The PSFSS command :
DO F I L T E R ( F 1 , F 2 , F 3 , F 4 , [ S L I S T ] )
l i n k s t h e f o u r f i l t e r m o d u l e s F 1 , F 2 , F 3 , F 4 a n d a s s e m b l e s
the code. I t also p r o d u c e s an o p t i o n a l p r o g r a m l i s t i n g
(if specif ied by the SLIST op t ion) and loads the f i n i s h e d
quad f i l t e r code i n to the E P R O M of the 2920. The c h i p i s
then ready to be plugged into the h a r d w a r e for opera t ion .
The PSFSS p a c k a g e m a p s the 2920 E P R O M p r o g r a m
m e m o r y into four blocks. Each m e m o r y block is f o r t y e igh t
program steps long. Fil ter modules are assigned a m e m o r y
block dur ing the l inking process. .The f i l t e r modules are
w r i t t e n to h a n d l e a l l the necessary f i l t e r f u n c t i o n s




P h a s e d e l a y d u e t o d i g i t a l c a l c u l a t i o n s i s
_ ; n i m i z e d by having each f i l t e r module output -its results
.-
 r i j n ed ia te ly a f t e r the c a l c u l a t i o n s are comple te . As
nodule A finishes its calculations, module B (the next in
i t s p r o g r a m space) s ta r t s i t s ca l cu l a t ions . W h i l e the
d i g i t a l sect ion i s e x e c u t i n g c a l c u l a t i o n s fo r m o d u l e B ,
the ana log section is execu t ing the o u t p u t sequence for
m o d u l e A. Thus, the output of module Fl is handled by F2,
the ou tpu t of F2 is done by F3 and so on.
D i g i t a l f i l t e r i n g p r o g r a m s m u s t mee t several
r e q u i r e m e n t s b e f o r e they can be i n c l u d e d in the PSFSS
l i b r a r y . D u r i n g t h e m o d u l e l i n k i n g p r o c e s s , PSFSS
sea rches each of the m o d u l e s s p e c i f i e d in the DO F I L T E R
c o m m a n d fo r several specia l c h a r a c t e r s . These spec ia l
c h a r a c t e r s a id t he l i n k i n g process by s p e c i f y i n g the
l o c a t i o n o f v a r i o u s m o d u l e a n d p o s i t i o n d e p e n d e n t
ins t ruc t ions . Listed below are these special characters
and their corresponding PSFSS opera t ion:
-> PSFSS r ep laces the u n d e r l i n e c h a r a c t e r w i t h
the b lock n u m b e r a s s i g n e d to the f i l t e r
modu le used in the code to crea te u n i q u e
variable names.
'$« —> The f cha rac t e r is replaced w i t h the block
n u m b e r o f the p r e v i o u s f i l t e r modu le . Used
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to ident i fy the variable name of the previous
modules .output.
•OUT+' > OUT+ is r ep laced by OUTk , w h e r e k is the
o u t p u t c h a n n e l a s s i g n e d t o t h e p r e v i o u s
f i l t e r module.
• I N + * > IN+ is r ep laced by I N v , w h e r e v is the inpu t
c h a n n e l a s s i g n e d t o t h e c u r r e n t f i l t e r
module.
•> If the m o d u l e t h i s a p p e a r s in is in block 4,
i t i s r ep l aced w i t h an HOP i n s t r u c t i o n to
i n d i c a t e end o£ p r o g r a m , o t h e r w i s e i t i s
removed f r o m the code.
PSFSS Commands
The val id PSFSS commands are:
COPY FILTER.LST TO :nn:
COPY F I L T E R . L S T copies the assembled list
f i l e t o t h e l i n e p r i n t e r ( : n n : = : L P : ) , o r
console ( :nn := :CO:) . FILTER.LST contains the
f i l t e r p r i n t o u t a n d t h e a s s e m b l e d code
listing if specif ied by the .$LIST option.
COPY H E L P . ? ? ? TO :nn:
COPY HELP.??? copies of all the help f i l e s to
the l i n e p r i n t e r ( : n n : = : L P : ) , o r t o t he
console ( : n n : = : c o : ) .
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DO F I L T E R ( f l , f 2 , f 3 , f 4 [ , $ L I S T ] )
T h e D O F I L T E R c o m m a n d a s semble s f o u r t h i r d
order But te rwor th f i l t e r s which have corner
frequencies specified by f l , f 2 , f 3 and f4. If
the $LIST option is specified, the assembled
code l i s t ing is i n c l u d e d in the l ist f i l e .
F l , f 2 , f 3 and f4 a r e selected f r o m the s e t o f
f i l t e r m o d u l e s l i s ted b y t h e H E L P F I L J t e r s
command.
DO SIM(FILTER)
DO S I M ( F I L T E R ) sets up the 2 9 2 0 s i m u l a t o r
p r o g r a m f o r s i m u l a t i o n o f a s semb led f i l t e r
code. C o n s u l t t h e 2920 S i m u l a t o r U s e r ' s
Guide fo r f u r t h e r i n f o r m a t i o n .
H E L P COM
HELP COMmand lists a short description of the
common PSFSS commands.
HELP COP
HELP COPy lists commands used to copy files
to the console or line printer.
HELP EXA
HELP EXAmple lists a short PSFSS programming
example.
103
H E L P FRE
H E L P F R E q u e n c i e s d i sp lays a l i s t i n g of the
a v a i l a b l e f i l t e r modu le co rne r f r e q u e n c i e s
and their respective sampling rates.
HELP HEL
HELP HELp lists the available help commands.
HELP PRO
H E L P PROcedure ou t l ines the p r o p e r sequence
for using the DO FILTER command.
PSFSS Sof tware
The PSFSS s o f t w a r e is w r i t t e n to o p e r a t e in an
Intel ISIS-II operating system environment. The DO FILTER
c o m m a n d w h i c h i n i t i a t e s the c r e a t i o n o f a PSF f i l t e r
group , prompts the ISIS-II system program DO ( renamed f r o m
S U B M I T ) , to process the c o m m a n d s in the c o m m a n d f i l e
FILTER.CSD (listing D-l). The FILTER.CSD f i l e d i rects the
ISIS-II editor to concatenate f ive files into a temporary
f i l e f o r p r o c e s s i n g . T h e f i v e f i l e s i n c l u d e t h e
HEADER.TXT f i l e (List ing D-2), and any four f i l t e r source
Hies (Listings D-3 through D-16). The temporary f i l e is
, edi ted to l i n k the f i l t e r modules , then is assembled by
the AS2920 a s s e m b l e r , aga in under the cont ro l of the
j FILTER.CSD command f i le. When the assembly is complete,
i the p r o g r a m B E E P (L i s t ing D-17) is cal led to n o t i f y the
104
u s e r that a ssembly is comple t e . W h e n the user responds,
»he c o m m a n d f i l e d i r e c t s the l o a d i n g o f the ob jec t code
created by the assembler in the 2920.
The HELP i n f o r m a t i o n is processed by the program
H E L P ( l i s t ing D-18). H E L P d u m p s the contents of the
HELP.XXX (where XXX is speci f ied by the HELP XXX command)
f i l e to the CRT. The con ten t s of the H E L P . X X X f i l e s are




i j X T
•V5 L~
i_ x -^







i :_; X CJ X CJ X _
«- '.n x « x 35 x EE
— - CO - 03 - CO UJt-« T-" •- c-i ••*. n — x










•— >.~i a ~; i-> ~} c-i ~ ?o o
.. — ;< —s LW ••»• U. ••» li. LJ
— X X X X X X X *
•^ —( OX i X i X i X
~ ; • u .SX=a:xaxCi ;
"I > -^ > Ti '~' ^ : c" '^ ^ ^
— x ^ .75 —• ^ r-,11-^ n ;- ro
•x .-_r; o — '— ~5 H- ~3 s— ~ !—
•X IX X X -^
"7* = * - '^ ' ^ T
a
CO
•U ib; X :; X :i
'.~ — X !i X ;i
x ir
li. — i- X !- X S-
lui ~T- ! ~3 i ~5
~ ~ — C-"3 — C.O —
X xx -x _J w
































































; ._ : . .^ ;_.. j_^
•ij* •
OF POOR




:31=1. 476179776= 01. Oil UO Oil 110 Oil Oil 101 Oil
. _ .
'ii-'fc 3UM i r _r"i » KOS
l /_r l --;07>0!J74




> R'OO • C >J l'3
.






•' 1/':\0=. 7?07257::c- 00.110 OlO 100 UO ilO :0-i 000 001
..Urt TEMf-- , _Zr- ^  ?:iy I • CVT3
_DM ^.- T /K.OO .'CMD4
hnL'Li i EHr' 7 ._cr' .• T*"1'} » t u '-'TZ




n S- • _ 0 5 C .• K 0 .-
-QSC < i£F 0 » j\05 / CNy'3
_
03C / .\P1 / R05Q
Sl'sL-'ll'^VV'^NDS










;B1=1. 476177776= 01. Oil 110 Oil 110 Oil OH 101 Oil
j / _ . •
ADD SU«l»-r> l»(\07»OUT=«
5J6 SUrtl • ..r'l >*l I /OJT*




r^Dli 3UM1 > _Z2^ KOo • CVT7
.:•:: = , 0258-40501= 00.101 000 000 Oil Oil 100 010 101
.: t / K O = . /I?'/7 25756= 00.110 010 100 110 UO ICO 000 00 i.
L I:* 7£rtP • _2.° » ftO I / CW 73
•..vri i / T .• Kv-/ r CND-
^. . .
nDLi 7EMP.._ZP.'f-:gSiCV71
•_:M r . r / ROO / CNO-*





_ . J / _r I .. R.;0 / CN Do
03C.-KP1»ROSG
.
/ SiJMi / ftOO .• Cr4D
D-4 F150.SRC Listing
OF POOR
; & l = l . 476177776= 01. Oil 110 Oil 110 Oil Oil 101 Oil
;_i)A SJJMt > _?'! /ROO
ADO SuKl»_PliR01
•a',1* 3UMl/_r 1»A05
ADD SUttl / _r'l .• R07 * ji'JT4
5U5 3UMl/.r'l/r<li/OUT«
OUT* '
F32*-. 6-t 1234365= -00. 101 001 000 vlO 101 100 110 ii-
riijL1 i cHr'-/ _T^ / K0*>
i •- ^  * "^ *j rv — -^ —^ ~ • ^Ai.it.1 ]icMP.j=Ti.'/rl3SU? SUfi l / iEMP/
•A! AND A2 COEFFICIENTS
_
*v'j 5'JMi-/_22..- R03/GVT7
;;;i = .o2SS4050i= .00. 101 coo ooo on on too 010 101
A5D SL'M2 .• _2F / ?:03/ CV To
Ai|t' :g(JH2>_Jr1»Rl^
NOP
; ; . / \v=.r- - -07j5/r5o= 00.110 010 100 no no too ooo 001
:-LiS T£i-«K / _IP , '•:•;• 1 .• C'J7Z
i.ii's I i f i ft 00 A' . INCn
^•5S "i E"^ .• ..IP • R02 1 CU72
LI-'A T/ r -ROO/CNCM
ASti 7£MP.._ZP>R05rCVTl
. .
AL«D TEMP , _2P > R07 i-CVTO
/'READY "OR INPUT
LOf- INP.-D-AKj
rit'D aUMl » INP»n;03
ADO §UM2/3LII11»R0
ADD .cMr-,SL'M2..*01
i_ v^ « O'^C » 'vf'2 f KO^j / CN L1 :
LT'A _Z2/..tl i i*00»CNOS
LDA -II . 1NP • ROO .• Cr4D3
LDA _T2 / _.°i / *00 »CN03
I.: A .r-
L D A _ Z ^
u^A OU :•••*/ reilP.LOi -LMDo
D-5 F100.SRC Listing
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• FILTEr-1 _ rC=i' jGHz oF 300
..£:« pA f i f t jUTrS /ROO





rc«80Hz " ??" 30 H:
:B1=1.87277*9?0534= 01. 110 111 110 110 lil 000 101 11')
ADO :3 j jML/_Pi /LOt
3US gUMl/Ir1! >n09/yU74
;52 = -.i38o*i356685-i = -00. Ill 000 101 111 000 010 111 OOi











C1 = .38c.0?52<i0726= 00.111 000 101 101 Oil 100 100 Oil
• _ : . _ * . i
S'Jif SUH2 .• _2P .S03 / CVTe
ADD 3UM2/SUM2./R13
ADO Sl,'K2/_I?»R06,CyT5
;;/KC=.63Vo770352= 00.101 000 111 100 000 ili Oil 111

























:31=1.47ol7977o= 01. Oil 110 Oil 110 Oil Oil 101 O
C^'A •?U-'1li_.-l/AOO
ADf.i SUM 1 1 _Pl/'<Ql
S:;£! 3l!?11/-Pl"t05
•iDO SUfll » _P1 / .V 07 ,OUT-i
i.j? SUM!. » _?1/R11 /OUT 5
OUT*
Bt=.-.o4l284365= -00. 101 001 000 010 101 IOO !!•.> 110
• CVTS
ICIEN
M:;a...i253-»')so.i= 00.101 ooo ooo on. on. 100 oto 101
:.DA 3y«s/-ZP»ftoi
.- y 0 3UM2 / -I? / S 03 1 CV T ,i
«DTi aUni/.Z?/RlO
^!J5 :=ij.12 / _ZP .• r 1 3 / C1.' T5
NuP
NO?"
;•,./:<•>---. -•"/•> 72575c= 00.110 010 100 110 110 100 000 OOJ
..I::- TEMP'/_ZP/*Oi»C:-;73
<.;••* '.i ~ •ROO/CNO-i_
LB4 r/ r ..fico
MZiii 7EM?'f_ZF.>f<05.-C1JT;.
'
-'OU T£Mr' / ._ZP / R07 / C'-'TO
..-17 r^L^f
.--i l.'AK • -OoL » KO*.'
J« _0'o<- t Kr' j .» '\','^j .• i_N L'S
- r , _ r 2 » _ Z J / f tOy/CNDS
!A —4.1 ; lt4r'»rvO ljfCND3
-i _ f 2 / _ P l / f t O ' . > / C N ' i i s
r! _03C / KP i / •'• J/5G
iA _r'l. '3'JMl.nOO'CNDG
« _Ir • 5:jM2 .• r<00 • CiiDS





:3; = l.d(:v33o203= 01. ill 000 Ul 010 101 110 001 010




A SB SUMi/_Pl» tOifOUTH
i;/£i oUMl / _r t /.K03 / JUT*







:»M AMD A2 CoEFFICIcMTS
3U«1,_~1/R07
ADD





; !./KO=.3693o?ot8= 00.110 ill 101 000 111 100 000 OiO
LI'M TEMP f —ZP/ROO/C'JTS
..DA Ti " ...*OOjCND-4_
;. DA " • T <(\00/CND4
3'JB TEMP /_!?•/ SOS /CV^i
i-DA i ; T/.-:00/CND^
FOR INPUT
AJD aUKl/INP/ROi'S
-Dd 3UM2 .• SUM1 1 R02






 f si.'Hi /.R oo / ON asL« _!;?•/ SUM* /fto.i, ONES




.• ."ILTES _ Fc=aOr(z BF oOO









».-Ai AW2 62 COEFFICIENTS
A CD Si-Mi »..Zl»ft02
ADD • SUM1 .u.t2» ftOS » CVT7















-^oo TEMP, sun:? .'K<)5
_
LDA _il
c D A _ i 2 _
SUB _OSC/KPl»S05e




•' FILTER _ r'c = jOr-i or 30'.'/
-
Hill) £ r i R / K P l > R Q i
.M'.G-Ir- ICIENT CALCULATIONS
/Sl=!.47ol777763 01. Oil 110 Oil 110 Oil Oli 101 Oi
. . - .
ADI' cUMl /.PliRO
•51.13 3i:tti. / _ ? i > r;o5
SUB SU
OUT*
:c:2=-.6tl2S-*365= -00.' 101 001 000 010 101 100 110 11
. . _








.10l 000 000 Oil Oil 100 010 101
i- DA SUMS? _ZP . RO i






:i ./ .<0=. ?907tS75,i= O0.: i0 OiO 100 110 110 100 000 001
LOA TEMf/_Ir - 'f-:01.'CVT3












Ll'iM -QSC / K'P5 / R05 / C:; v 3










• rll. 7EF; - F
Lri~ l»AP./3yTP«ar:oo
*-*Du DAK / ivr'l ? *\'0 1
.• i.O— rV .iC
 A£?IT CriLC wLri • -iUiN3
;E1-1. 8/277-i990534 = 01. 110 Hi 110 110 111 000 101 II-;-
_ _
JUEc 5UM1 .• SUM! .• K03AJJ sum / _?x .'uOi
5U& 5UK1.-_P1«R03
-00. Ill >00 l-jl 111 000 vlO ill 001
.:.tj 3 CAR • iinK r ROO ^  i f J *
TEMP.; ._T2 1 R08 , 1 N+
A Od TEMP » TEMP-/ & 10
SUB TIEMF. _T2jRll'
•itiD uAR»KH2?RO'')»CND6
: = .83o0952-i07C6= 00.111 000 101 101 Oil 100 iCv Oil
• i.t",\\j~, 63Vo770352= 00.101 000 ill 100 000 ill OJ.1 i;
'^ TjROa/CND*'1'.'''''
U'J TO
.: READY rOR INPU
oDC' SL'Mt > !NPrr:Oo






i.£<ri OUT?* / Fc.XF »ROO/CND 5
D-ll F40.SRC Listing
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.: r I L T E K _
LtlA D
?c=35Hl Bf
.^COEFFICIENT CAuCULsi f lONS
;B1=1. 887326203- 01. Ill OCO 111 01) 101 110 001 010
LDA SUM! , _ P t / R O o3US 5UM1 / _ r l / * 0 v
iCD SUM 1. •_?!./*• 12
ADD SUrll»SllMim05
A 0 Ci SUM 1 tj-' \ i L.0 1 .. 0 U 7 -'
SUB SUMl>_P.l/fC03»GUT*
;&•: = -. 8??%/lliS2= -00. Ill 001 100 110 000 010 010 100
LH-i
3VB TEMP.^T^.Sg?, IN-tM'J J . i Citr / i Er5.° / n:04
ADD 7£MP»_I2/?:OQ
:il!B r£ r tP ,_ t2»AOj
NOr-
^ua suiii^TEMf'/Poo/ir-'T:;
ADD DAR/KM2.-ROO/CND6 i ANAL
SA1 AHO ^2 COEFFICIENTS
ADD 3UM1,_~.(..-R07
:C1=.89« 645867= 00.111 001 100 100 111 100 110 001
-
ADD 3UK2«5UI12/A12
SUB SUM2 » _2? / SO*. • C'J T5
A'&D SUflSj-ZP/SCoADO S;j«fi_2p/R5>7..cyr-.
nD5 3Uf12.-_Zr •* 10
/ 1/KO= . So? 36'TG^ b'3 OO.ii-j 111 101 000 ili 100 ''iOO 01



























;52=-.3Bc-3566854= -00. Ill 000 101 til 000 010 1 1 ;. 001
i ADD •TEMP-»_T.2»R08fIN+
• ADO TgMPVfiMP/RlO! • 3U3 7EMR'> f^2^R12;
 '* S D ,7gflP:X_T2 Jiff 00
; ! 3U3 ?jI«P^T27'R03I - ' . 3U3; surti';,T£?>p.'; ROO •/ cy TS
!Ci=. 686055240726= 00.111 000 10 J 101 Oil 100 100 Oi
LDA _
3U9 SUM2»_;ZP»R03*CUT6
- is 0. 3UM2 / SOM2 / R 1 3
ADD SUK2»_2?»KOo»CUT5
3l!§;3UM2/i.2P»R03
3UB •;SUt»2 »»_ZP • Rl 1 / C V7 4
3US 3U.12 »_rf-» ft 12
;i/KO-.63?o770352= 00.101 000 11- '-00 000 111 Oil il
LDA TEMP.._ZF/R01/CVT3












A _ > K d * « N oi)A .Z2/--Z1/ROO/CNDSHA _Zl»INP,ffOOfCND-3
l.:« _ / n / / "
LDA _i?/3UM2,ROO,CNDS





;5l = i.37277-*990534= 01. 110 111 HO 110 111 000 101 110
ij/f1 3,U~1 3UM1/A'03
oUo SL'HI
r) LI ?l 3i.;M -
3UB
TEMP »_T2/ ROB/ IN-i-




^S^|h|'-T?'PQjJ8 i fci!r .-•_-! t / T(VW
3UB ; 3UH1 »TEnP » ROO » CVT3
? A l ' M 4 D A2 COEFFICIENTS
. . _HDD 3U?tl,_I2>R08,CVT7
;Cl = .o3oOy5C-«072i= O'O.lll 000 101 101 Oil 100 1.00 )U
I_DA Su«2/_ZF'/ROO





















;S1=1. 239336292= 01. til 000 111 010 101 110 001 010
_ .
SUB SUM1-_P1/RO?
A D u 3 u M i / _ P i / R 1 2
M O D S U M l f o U M l » R 0
~Ini 3UMl/_? ' l / ! .01/
iUB SUt1i»..Pl/i\03/OUT*
:32=-.3??'/UtS2= -00. ill 001 100 110 000 010 010 LOO
LDfl T c M r . _T2/ f t05
IN*
,
TEMP r TEMP /RO-»
n I§MP-'-I?'RQQ
bog I E:'P I _ I i. / KV j
vui 3UM1 v TCtfP .. ROO .- C VT 3
;A1 AND ^2 COcFFICIENTS
ADD 3U
;C1=. 3996453o 7= 00.111 001 iO-j 100 111 100 110 001
LDA iU
3UP









LIW I N P / D A R / R 0 3
ADD 3 U M l / I ^ 4 P f R 0 3
'TIME rt?:._sv
wi-»-i JArt ; _03C / KOO
LL'A _G3C/KP4/R05»CNDo












;^4- iMW->V<-«--Y<i i t i
cF 60 H:
CALCULATIONS
;Eii'i.37277-»9<?';53-= 01. 110 111 110 110 ill 000 iOl
_
SUB 3U«1>3UM1/R0





3US. T e M P - _ T >
S'LT? 3i--f11 > 'L.t''.'-' I S'.'O / CV~
rtri »rCM2»rtOO »C.ND6 /«r>«?<Luij
;A1 AND A2 COEFFICIENTS




A D D 3Li.~!2 !• _Zr' .. RO o » C V 1 5
SUB 3i;M2/_Z
3 UP 3IJ(12'*.2P/A12




LI'A 7 / T / R O O » C N D 4
















































































































































































































































































































































































































































94 'TYPE HELP F0» COffiAHJ


































































































































































































































r-t UI u U. Ui Ji— & i-i - as r "
CO -i/i X ^ *^ i3 1 — U . ^ . i— w •— - u - j . ^
! - * < C 3 : x i J v T S - J i C
-_J l5i- XS£ ifi Z Ui S 'Z ..o
•»* -s ifi G 2 U ~ UI C UJ. O « w sn ~
- 2 z 2 w U i J U . ; - . : • • r > -
«—'• =C Ui f !- J -fl S
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U. lii !- ~ G LJ 2 'I OM
O H a a < 2 S 2 "* J U. ~ 2 ij dl ^ .5
--.• a ^ a z uj n p -r _ • ^ « 2 _ s: Jj
_i s Ui UI -* C 21 EZ Li. M_! u. «




J I I o o o o o o o o o o o o o o











!- w C i
r: J T. i
a. t w '.
Z r > !


















-D _! Z --- ! ^C f5 CD -0 ~i -O n -~T !*; *j ;."-J
in a. iii .-- i ~C CO C2 • 0 T -C f1^ ;> =X: CO ~T





































































































































































































































































































































































































































































































































































































































































OF POOR QUALITY 128
r- Z Ui S
"-• <C W 2
3 U. -J
O W !_•
£ O U Z
! - • > & .
u_ •• in as
•"O &4
Z J
.a ^ C '-I
US <C " 3
i-i !-
U, u! «x. i2
* UJ C Z
U M i-i
Ui !_! t— !-i z cn IT.





i-i . r-J Ui r
UJ iD -C .
X !J £ M X <£ 3
r- X Z I- C
'Z
•C
O m --c u.
!:! —• <~>
ifl -C U • C E 53 ?- !ii
yfl ^ C3 -L_ *J* *\i ^ i. ijC U
J.M *t ^M w ^** *^ "* i *i- ^
£ w C £ ifl 'J £ w X <C
X 3 U U . C Z UJ!-:- ! -
2 w Z Lfi Ui
> U bl S U tt O O Z « 2
2 —i J »— 3 as' O Z C' UJ w r- C
C 2; -rfl- t/5 E X £ £ £ Ui C !~ >-' :"
Z U J U!_j U i t - £ C £ 2 . £ f - U i
't £ !li S5 • :f> Ui ~ O *£ UJ • Z
Z u. X C pi w» £ £ > uc as e ;-!
^T "'" t " '-_j i^j -C G £' £ CC ffi * *tf ^ Ui
o in V— £ Ui uj ui ui £ ca MI Z i"
i j £ • U* J u j £ u 2 « L X - J U J «£^
U! 01 X >-' Z u i C 2 Z U i C X U i X 3
US Z X »- u. r- Ui £ <C !- i". V sj :- a O
X C O C Z U. X M> Z U. > O U. 0. Z (P C>
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APPENDIX E
SUPPORT PROGRAMS
Appendix E contains listings and sample runs of
three support programs used in this investigation. TRCLC
calculates the transfer function of the analog circuit of
Figure 1-2 as a function of a normalized value of Rl. The
program illustrates the transfer function drift for
various values of Rl.
MAGCK calculates the frequency response of the
third order Butterworth transfer function H(s) and the
frequency response of the Bilinear Transform resultant
H(z). The output illustrates the warping properties of
the Bilinear Transform and the theoretical frequency
response characteristics of the digital filter.
MAGND calculates the magnitude response of the
numerator and denominator of H(z) separately. The
overshoot characteristics of the recursive and non-




LISTING E-l: TRCLC.BAS SOURCE CODE
! TRCLC IS A PROGRAM WHICH ALLOWS THE USER TO
! ENTER A NORMALIZED VALUE OF Rl, THE PROGRAM
! THEN CALCULATES THE TRANSFER FUNCTION OF THE
1 RESULTING FUNCTION. THE BASIC TRANSFER FUNCTION




PRINT u Enter normalized value of Rl";
INPUT Rl
PRINT " Enter delta frequency";
INPUT D
A=R1/{2*PI)~3%\B=2*R1/(2*PI)~2%\C=2*R1/(2*PI)
PRINT " F R E Q - ( H Z ) " , " S - T R A N ( D B ) " , " S - P H ( D E G ) "















Enter normalized value of Rl? 1.1



















































































SAMPLE RUN E-l: TRCLC.BAS for -1-10% DRIFT
132
Enter normalized value of Rl? 1.0


















































































SAMPLE RUN E-2: TRCLC.BAS for ZERO DRIFT
133
Enter normalized value of Rl? .9






















































































































SAMPLE RUN E-3: TRCLC.BAS for -10% DRIFT
134
LISTING E-2: MAGCK.BAS SOURCE CODE
100 ! MAG(NITUDE) C(HEC)K CALCULATES THE EXPECTED
101 ! VALUE OF THE S DOMAIN FUNCTION AND THE ACTUAL
102 ! Z DOMAIN RESULTS USING THE ROOT POLE PLOTS
103 ! DESCRIBED IN ANTONIOU.
104 !
109 PRINT





115 PRINT "FREQ-(HZ)","S-TRAN(DB)","Z-TRAN(DB)" ;
116 PRINT " S-PH(DEG)","Z-PH(DEG)"
140 G=2**-4





170 X=FNR(AO,A1 ,A2 ,A3)
171 Y=FNI(AO,A1,A2,A3)
172 W = F N R ( K O , K 1 , K 2 , K 3 )
173 Z = F N I ( K O , K 1 , K 2 , K 3 )
180 M = S Q R { ( X ~ 2 % + Y ~ 2 % } / ( V T 2 % + Z ~ 2 % ) )
181 P1=ATN(Y/X)
182 IF X<0. THEN P1=PH-PI*SGN (Y)
190 P2=ATN(Z/W)
191 IF W<0. THEN P 2 = P 2 + P I * S G N ( Z }
195 P=P1-P2
196 IF P>PI THEN P=P-2*PI






































423 PRINT "Z-TRANSFORM COEFFICIENTS:"
424 PRINT
425 PRINT "A(0)= ";AO
426 PRINT "A(l)= ";A1,"K(1)= ";K1
427 PRINT "A(2)= °;A2,"K(2)= ";K2
428 PRINT "A(3)= ";A3,"K(3)= ";K3
429 PRINT






















































































































































SAMPLE RUN E-4: MAGCK.BAS for a 300 Hz FILTER
















































































































































SAMPLE RUN S-5: MAGCK.BAS for a 80 Hz FILTER
138




















































































































































SAMPLE RUN E-6: MAGCK.BAS for a 70 Hz FILTER
139
LISTING E-3: MAGND.BAS SOURCE CODE
100 MAG(NITUDE) N(UMERATOR) & D(ENOMINATOR) CALCU-
101 LATES THE PHASE AND MAGNITUDE RESPONSE OF THE
102 RECURSIVE RESULTS USING THE ROOT POLE PLOTS
103 DESCRIBED IN ANTONIOU.
104
109 PRINT





115 PRINT "FREQ(HZ) "/'NUM (dB)","DEN (dB)0,"MAG (dB) "
140 G=2**-4











182 IF X<0. THEN P1=P1+PI*SGN(Y)
185 M2=1 /SQR(Z~2%+VT2%)
190 P2=ATN(Z/W)



































































Rs c = " ; R
COEFFICIENTS:"
[ l ) = q ; K l
" K ( 2 ) = " ;K2
° K ( 3 ) = " ;K3
141






















































































































SAMPLE RUN E-7: MAGND.BAS for a 300 Hz FILTER
142






















































































































SAMPLE RUN E-8: MAGND.BAS for a 80 Hz FILTER
143





















































































































gain of section i
Analog to Digital





Digital to Analog Converters
Digital Analog Register
Dryden Flight Research Facility
finite multiplication accuracy error
finite signal accuracy error
Electrically Programmable Read Only Memory
filter corner frequency (Hz)
processor crystal frequency (Hz)
Finite Impulse Response
program cycle rate (Hz)
filter sample frequency (Hz)
maximum 2920 sample rate (Hz)




























Infinite Impulse Response filter structure
pre-warping factor
Number of multiplications
Number of program steps in filter code
Pulse Coded Modulation
Pre-Sampling Filter
Pre-Sampling Filter Support Software
binary Resolution of input section i
binary Resolution of signal
Random Access Memory
sample rate to corner frequency ratio (Hz/Rad)
Laplacean operator
binary Scale Factor for section i
Signal Conditioning Buffers
analog frequency variable (radians/sec)
digital frequency variable (radians/sec)
filter corner frequency (radians/sec)
discrete section input at time nT
discrete section output at time nT
discrete time operator
Intel 2920 Analog Signal Processor
